

Synchronous Digital Systems

The hardware of a processor, such as the MIPS, is an example of a Synchronous Digital System

Synchronous:

- Means all operations are coordinated by a central clock.
 - It keeps the "heartbeat" of the system!

Digital:

- Mean all values are represented by discrete values
- Electrical signals are treated as 1's and 0's and grouped together to form words.



Logic Design

- Next 2 weeks: we'll study how a modern processor is built; starting with basic elements as building blocks.
- · Why study hardware design?
 - Understand capabilities and limitations of hardware in general and processors in particular.
 - What processors can do fast and what they can't do fast (avoid slow things if you want your code to run fast!)
 - Background for more detailed hardware courses (CS 150, CS 152)
 - There is just so much you can do with processors. At some point you may need to design your own custom hardware.

CS61C L14 Introduction to Synchronous Digital Systems (6)


leamer, Summer 2007 © UCB


Logic Gates


- Basic building blocks are logic gates.
 - In the beginning, did ad hoc designs, and then saw patterns repeated, gave names
 - Can build gates with transistors and resistors
- Then found theoretical basis for design
 - Can represent and reason about gates with truth tables and Boolean algebra
 - Assume know some truth tables and Boolean algebra from a math or circuits course.
 - · Section B.2 in the textbook has a review


CS61C L14 Introduction to Synchronous Digital Systems


.....

















Type of Circuits


- Synchronous Digital Systems are made up of two basic types of circuits:
- Combinational Logic (CL) circuits
 - Our previous adder circuit is an example.
 - · Output is a function of the inputs only.
 - · Similar to a pure function in mathematics, y = f(x). (No way to store information from one invocation to the next. No side effects)
- **State Elements: circuits that store** information.



ABC 1: FFF

2: **FFT**

3: **FTF**



Peer Instruction

- SW can peek at HW (past ISA abstraction boundary) for optimizations
- SW can depend on particular HW implementation of ISA
- Timing diagrams serve as a critical debugging tool in the EE toolkit



And in semi conclusion...

- ISA is very important abstraction layer
 - · Contract between HW and SW
- Basic building blocks are logic gates
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
- Two types
 - Stateless Combinational Logic (&,I,~)



· State circuits (e.g., registers)


Administrivia

- Proj2 due Friday
- Midterm 7-10p on Monday in 10 Evans
- Midterm Review 11-2 on Friday, probably in 10 or 60 Evans
- Scott is not holding OH on Monday, but is holding extra OH on Friday 3-5



Accumulator Example

Why do we need to control the flow of information?




Want:

Assume:

- Each X value is applied in succession, one per cycle.
- · After n cycles the sum is present on S.







Reason #1... What is there to control the next iteration of the 'for' loop? Reason #2... How do we say: 'S=0'?



Second try...How about this?



Register Details...What's inside?



- n instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between and 0,1
- D is "data", Q is "output"
- Also called "d-type Flip-Flop"

What's the timing of a Flip-flop? (1/2)

- Edge-triggered d-type flip-flop
 - This one is "positive edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."


· Example waveforms:




What's the timing of a Flip-flop? (2/2) Input data must be stable in this period. CLK 'setup" time "hold" time Edge-triggered d-type flip-flop · This one is "positive edge-triggered" • "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."

Recap of Timing Terms

- Clock (CLK) steady square wave that synchronizes system
- Setup Time when the input must be stable before the rising edge of the CLK
- Hold Time when the input must be stable after the rising edge of the CLK
- "CLK-to-Q" Delay how long it takes the output to change, measured from the rising
- Flip-flop one bit of state that samples every rising edge of the CLK
- Register several bits of state that samples on rising edge of CLK or on LOAD





A. CLK-to-Q delays propagate in a synchronized ABC 1: FFF circuit 2: FFT The hold time should be less than the CLK-to-3: **FTF** FTT TFF 5: The minimum period of a usable synchronous 6: TFT circuit is at least the CLK-to-Q delay TTF 8: TTT

Peer Instruction

"And In conclusion..." · We use feedback to maintain state Register files used to build memories • D Flip-Flops used to build Register files Clocks tell us when D Flip-Flops change · Setup and Hold times important Cal