

Lecture #17 Combinatorial Logic Blocks

2007-7-24




Scott Beamer, Instructor




Review


- Pipeline big-delay CL for faster clock
- Finite State Machines extremely useful
 - You'll see them again in 150, 152 & 164
- Use this table and techniques we learned to transform from 1 to another




Review: Logic Gates (1/2)



| ab | c |
|----|---|
| 00 | 0 |
| 01 | 0 |
| 10 | 0 |
| 11 | 1 |




| ab | c |
|----|---|
| 00 | 0 |
| 01 | 1 |
| 10 | 1 |
| 11 | 1 |




| a | b |
|---|---|
| 0 | 1 |
| 1 | 0 |




Review: Logic Gates (2/2)



| ab | c |
|----|---|
| 00 | 0 |
| 01 | 1 |
| 10 | 1 |
| 11 | 0 |



| ab | c |
|----|---|
| 00 | 1 |
| 01 | 1 |
| 10 | 1 |
| 11 | 0 |



| ab | c |
|----|---|
| 00 | 1 |
| 01 | 0 |
| 10 | 0 |
| 11 | 0 |



Laws of Boolean Algebra

| | | |
|--|--|---------------------|
| $x \cdot \bar{x} = 0$ | $x + \bar{x} = 1$ | complementarity |
| $x \cdot 0 = 0$ | $x + 1 = 1$ | laws of 0's and 1's |
| $x \cdot 1 = x$ | $x + 0 = x$ | identities |
| $x \cdot x = x$ | $x + x = x$ | idempotent law |
| $x \cdot y = y \cdot x$ | $x + y = y + x$ | commutativity |
| $(xy)z = x(yz)$ | $(x + y) + z = x + (y + z)$ | associativity |
| $x(y + z) = xy + xz$ | $x + yz = (x + y)(x + z)$ | distribution |
| $xy + x = x$ | $(x + y)x = x$ | uniting theorem |
| $\overline{x \cdot y} = \bar{x} + \bar{y}$ | $\overline{(x + y)} = \bar{x} \cdot \bar{y}$ | DeMorgan's Law |




Today

- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor
- Programmable Logic Arrays



Data Multiplexor (here 2-to-1, n-bit-wide)



Truth table

| S | C |
|---|---|
| 0 | A |
| 1 | B |




CS61C L17 Combinatorial Logic Blocks (7)

Beamer, Summer 2007 © UCB

N instances of 1-bit-wide mux

How many rows in TT?



$$\begin{aligned}
 c &= \bar{s}a\bar{b} + \bar{s}ab + s\bar{a}b + sab \\
 &= \bar{s}(a\bar{b} + ab) + s(\bar{a}b + ab) \\
 &= \bar{s}(a(\bar{b} + b)) + s((\bar{a} + a)b) \\
 &= \bar{s}(a(1)) + s((1)b) \\
 &= \bar{s}a + sb
 \end{aligned}$$




CS61C L17 Combinatorial Logic Blocks (8)

Beamer, Summer 2007 © UCB

How do we build a 1-bit-wide mux?

$$\bar{s}a + sb$$




CS61C L17 Combinatorial Logic Blocks (9)

Beamer, Summer 2007 © UCB

4-to-1 Multiplexor?

How many rows in TT?



$$e = \bar{s}_1\bar{s}_0a + \bar{s}_1s_0b + s_1\bar{s}_0c + s_1s_0d$$




CS61C L17 Combinatorial Logic Blocks (10)

Beamer, Summer 2007 © UCB

Is there any other way to do it?

Hint: NCAA tourney!



Ans: Hierarchically!





CS61C L17 Combinatorial Logic Blocks (11)

Beamer, Summer 2007 © UCB

Do you really understand NORs?

- If one input is 1, what is a NOR?
- If one input is 0, what is a NOR?

| A | B | NOR |
|---|---|-----|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |



| A | NOR |
|---|-----|
| 0 | B' |
| 1 | 0 |




CS61C L17 Combinatorial Logic Blocks (12)

Beamer, Summer 2007 © UCB

Do you really understand NANDs?

- If one input is 1, what is a NAND?
- If one input is 0, what is a NAND?



CS61C L17 Combinatorial Logic Blocks (13)

Beamer, Summer 2007 © UC

Administrivia

- Assignments
 - HW5 due 7/26
 - HW6 due 7/29
- Midterm Regrade Policy
 - What you do...
 - On paper, explain what was graded incorrectly
 - Staple to front of exam and give to TA or Scott by 8/1
 - What we do...
 - Regrade the entire exam blind
 - Then look at what you wrote, discuss as staff, and regrade
 - Warning: your grade can go down



CS61C L17 Combinatorial Logic Blocks (14)

Beamer, Summer 2007 © UC

What does it mean to “clobber” midterm?

- You STILL have to take the final even if you aced the midterm!
- The final will contain midterm-material Qs and new, post-midterm Qs
- They will be graded separately
- If you do “better” on the midterm-material, we will clobber your midterm with the “new” score! If you do worse, midterm unchanged.
- What does “better” mean?
 - Better w.r.t. Standard Deviations around mean
- What does “new” mean?
 - Score based on remapping St. Dev. score on final midterm-material to midterm score St. Dev.




CS61C L17 Combinatorial Logic Blocks (16)

Beamer, Summer 2007 © UC

Arithmetic and Logic Unit

- Most processors contain a special logic block called “Arithmetic and Logic Unit” (ALU)
- We’ll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR




when $S=00$, $R=A+B$
 when $S=01$, $R=A-B$
 when $S=10$, $R=A \text{ AND } B$
 when $S=11$, $R=A \text{ OR } B$



CS61C L17 Combinatorial Logic Blocks (17)

Beamer, Summer 2007 © UC

Our simple ALU



CS61C L17 Combinatorial Logic Blocks (18)

Beamer, Summer 2007 © UC

Adder/Subtractor Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we’ve seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer



CS61C L17 Combinatorial Logic Blocks (19)

Beamer, Summer 2007 © UC

Adder/Subtractor – One-bit adder LSB...

| | | | | |
|---|-------|-------|-------|-------|
| | a_3 | a_2 | a_1 | a_0 |
| + | b_3 | b_2 | b_1 | b_0 |
| | s_3 | s_2 | s_1 | s_0 |

| | | | |
|-------|-------|-------|-------|
| a_0 | b_0 | s_0 | c_1 |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

$$s_0 =$$

$$c_1 =$$



Adder/Subtractor – One-bit adder (1/2)...

| | | | | |
|---|-------|-------|-------|-------|
| | a_3 | a_2 | a_1 | a_0 |
| + | b_3 | b_2 | b_1 | b_0 |
| | s_3 | s_2 | s_1 | s_0 |


| | | | | |
|-------|-------|-------|-------|-----------|
| a_i | b_i | c_i | s_i | c_{i+1} |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$$s_i =$$

$$c_{i+1} =$$



Adder/Subtractor – One-bit adder (2/2)...




$$s_i = \text{XOR}(a_i, b_i, c_i)$$

$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$



N 1-bit adders \Rightarrow 1 N-bit adder




What about overflow?
Overflow = c_n ?



What about overflow?

• Consider a 2-bit signed # & overflow:

- 10 = -2 + -2 or -1
- 11 = -1 + -2 only
- 00 = 0 NOTHING!
- 01 = 1 + 1 only



• Highest adder

- $C_1 = \text{Carry-in} = C_{in}$, $C_2 = \text{Carry-out} = C_{out}$
- No C_{out} or $C_{in} \Rightarrow$ NO overflow!

What op?


- C_{in} , and $C_{out} \Rightarrow$ NO overflow!
- C_{in} , but no $C_{out} \Rightarrow$ A,B both > 0, overflow!
- C_{out} , but no $C_{in} \Rightarrow$ A,B both < 0, overflow!



What about overflow?

• Consider a 2-bit signed # & overflow:

- 10 = -2
- 11 = -1
- 00 = 0
- 01 = 1




• Overflows when...

- C_{in} , but no $C_{out} \Rightarrow$ A,B both > 0, overflow!
- C_{out} , but no $C_{in} \Rightarrow$ A,B both < 0, overflow!

$$\text{overflow} = c_n \text{ XOR } c_{n-1}$$



Extremely Clever Subtractor




CS61C L17 Combinatorial Logic Blocks (26)

Beamer, Summer 2007 © UC

Review: Finite State Machine (FSM)

- **States** represent possible output values.
- **Transitions** represent changes between states based on inputs.
- **Implement** with CL and clocked register feedback.



CS61C L17 Combinatorial Logic Blocks (27)

Beamer, Summer 2007 © UC

Finite State Machines extremely useful!

- They define
 - How **output signals** respond to input signals and previous state.
 - How we **change states** depending on input signals and previous state
- We could implement very detailed FSMs w/**Programmable Logic Arrays**



CS61C L17 Combinatorial Logic Blocks (28)

Beamer, Summer 2007 © UC

Taking advantage of sum-of-products

- Since **sum-of-products** is a convenient notation and way to think about design, offer hardware building blocks that match that notation
- One example is **Programmable Logic Arrays (PLAs)**
- Designed so that can select (program) ands, ors, complements **after** you get the chip
 - Late in design process, fix errors, figure out what to do later, ...




CS61C L17 Combinatorial Logic Blocks (29)

Beamer, Summer 2007 © UC

Programmable Logic Arrays

- Pre-fabricated building block of many AND/OR gates
- “Programmed” or “Personalized” by making or breaking connections among gates
- Programmable array block diagram for sum of products form



CS61C L17 Combinatorial Logic Blocks (30)

Beamer, Summer 2007 © UC

Enabling Concept

- **Shared product terms among outputs**

example:

$$\begin{aligned}
 F_0 &= A + B'C \\
 F_1 &= AC + AB \\
 F_2 &= B'C + AB \\
 F_3 &= B'C + A
 \end{aligned}$$

input side: 3 inputs

personality matrix

| Product inputs | outputs | | | | | | |
|----------------|---------|---|---|----|----|----|----|
| term | A | B | C | F0 | F1 | F2 | F3 |
| AB | 1 | 1 | - | 0 | 1 | 1 | 0 |
| B'C | - | 0 | 1 | 0 | 0 | 0 | 1 |
| AC' | 1 | - | 0 | 0 | 1 | 0 | 0 |
| B'C | - | 0 | 0 | 1 | 0 | 1 | 0 |
| A | 1 | - | - | 1 | 0 | 0 | 1 |

output side: 4 outputs

1 = term connected to output
0 = no connection to output

reuse of terms; 5 product terms




CS61C L17 Combinatorial Logic Blocks (31)

Beamer, Summer 2007 © UC

Before Programming

- All possible connections available before “programming”




CS61C L17 Combinatorial Logic Blocks (32)

Beamer, Summer 2007 © UC

After Programming

- Unwanted connections are “blown”
 - Fuse (normally connected, break unwanted ones)
 - Anti-fuse (normally disconnected, make wanted connections)





CS61C L17 Combinatorial Logic Blocks (33)

Beamer, Summer 2007 © UC

Alternate Representation

- Short-hand notation--don't have to draw all the wires
 - X Signifies a connection is present and perpendicular signal is an input to gate

notation for implementing
 $F_0 = AB + A'B'$
 $F_1 = CD' + C'D$



CS61C L17 Combinatorial Logic Blocks (34)

Beamer, Summer 2007 © UC

“And In conclusion...”

- Use muxes to select among input
 - S input bits selects 2^S inputs
 - Each input can be n-bits wide, indep of S
- Implement muxes hierarchically
- ALU can be implemented using a mux
 - Coupled with basic block elements
- N-bit adder-subtractor done using N 1-bit adders with XOR gates on input
 - XOR serves as conditional inverter

• Programmable Logic Arrays are often used to implement our CL



CS61C L17 Combinatorial Logic Blocks (35)

Beamer, Summer 2007 © UC

Peer Instruction

- Truth table for mux with 4-bits of signals has 2^4 rows
- We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl
- If 1-bit adder delay is T, the N-bit adder delay would also be T

| | ABC |
|----|-----|
| 1: | FFF |
| 2: | FFT |
| 3: | FTF |
| 4: | FTT |
| 5: | TFF |
| 6: | TFT |
| 7: | TF |
| 8: | TTT |



CS61C L17 Combinatorial Logic Blocks (36)

Beamer, Summer 2007 © UC