## inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures

## Lecture \#17 Combinatorial Logic Blocks

2007-7-24


## Scott Beamer, Instructor

## Review

- Pipeline big-delay CL for faster clock
- Finite State Machines extremely useful
- You'll see them again in 150, 152 \& 164
- Use this table and techniques we learned to transform from 1 to another



## Review: Logic Gates (1/2)



## NOT



## Review: Logic Gates (2/2)



## Laws of Boolean Algebra

$$
\begin{gathered}
x \cdot \bar{x}=0 \\
x \cdot 0=0 \\
x \cdot 1=x \\
x \cdot x=x \\
x \cdot y=y \cdot x \\
(x y) z=x(y z) \\
x(y+z)=x y+x z
\end{gathered}
$$

$$
\begin{gathered}
x+\bar{x}=1 \\
x+1=1 \\
x+0=x \\
x+x=x \\
x+y=y+x \\
(x+y)+z=x+(y+z) \\
x+y z=(x+y)(x+z) \\
\frac{(x+y) x=x}{(x+y)}=\bar{x} \cdot \bar{y}
\end{gathered}
$$

complementarity laws of 0's and 1's identities
idempotent law
commutativity
associativity
distribution
uniting theorem
DeMorgan's Law

## Today

- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor
- Programmable Logic Arrays

Data Multiplexor (here 2-to-1, n-bit-wide)

Cal


## N instances of 1-bit-wide mux

## How many rows in TT?



How do we build a 1-bit-wide mux?

$$
\bar{s} a+s b
$$



Cal $\qquad$

4-to-1 Multiplexor?
$a b c d$ How many rows in $T T$ ?


Cal

$$
\quad e=\overline{s_{1} s_{0}} a+\overline{s_{1}} s_{0} b+s_{1} \overline{s_{0}} c+s_{1} s_{0} d
$$

Is there any other way to do it?


## Do you really understand NORs?

- If one input is 1 , what is a NOR?
- If one input is 0 , what is a NOR?

A B NOR
001
010
100
110


## Do you really understand NANDs?

- If one input is 1 , what is a NAND?
- If one input is 0 , what is a NAND?

A B NAND
$0 \quad 0 \quad 1$
$\begin{array}{lll}0 & 1 & 1\end{array}$
101
110


## Administrivia

- Assignments
- HW5 due 7/26
- HW6 due 7/29
- Midterm Regrade Policy
- What you do...
- On paper, explain what was graded incorrectly
- Staple to front of exam and give to TA or Scott by 8/1
- What we do...
- Regrade the entire exam blind
- Then look at what you wrote, discuss as staff, and regrade
- Warning: your grade can go down


## What does it mean to "clobber" midterm?

- You STILL have to take the final even if you aced the midterm!
- The final will contain midterm-material Qs and new, post-midterm Qs
- They will be graded separately
- If you do "better" on the midterm-material, we will clobber your midterm with the "new" score! If you do worse, midterm unchanged.
- What does "better" mean?
- Better w.r.t. Standard Deviations around mean
- What does "new" mean?
- Score based on remapping St. Dev. score on final midterm-material to midterm score St. Dev.


## Arithmetic and Logic Unit

- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR


when $\mathrm{S}=00, \mathrm{R}=\mathrm{A}+\mathrm{B}$<br>when $S=01, R=A-B$<br>when $\mathrm{S}=10, \mathrm{R}=\mathrm{A}$ and B<br>when $S=11, R=A$ or $B$

Our simple ALU


## Adder/Subtracter Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer


## Adder/Subtracter - One-bit adder LSB...

$$
\begin{array}{ccc|c|} 
& \\
\mathrm{a}_{3} & \mathrm{a}_{2} & \mathrm{a}_{1} & \mathrm{a}_{0} \\
\mathrm{~b}_{3} & \mathrm{~b}_{2} & \mathrm{~b}_{1} & \mathrm{~b}_{0} \\
\hline \mathrm{~s}_{3} & \mathrm{~s}_{2} & \mathrm{~s}_{1} & \mathrm{~s}_{0}
\end{array} \quad \begin{array}{cc|cc}
\mathrm{a}_{0} & \mathrm{~b}_{0} & \mathrm{~s}_{0} & \mathrm{c}_{1} \\
\hline 00 & 0 & 0 & 0 \\
0 & 1 & 1 & 0 \\
1 & 0 & 1 & 0 \\
1 & 1 & 0 & 1 \\
& & & \\
& s_{0}= \\
c_{1}=
\end{array}
$$

## Adder/Subtracter - One-bit adder (1/2)...



## Adder/Subtracter - One-bit adder (2/2)...



$$
\begin{aligned}
s_{i} & =\operatorname{XOR}\left(a_{i}, b_{i}, c_{i}\right) \\
c_{i+1} & =\operatorname{MAJ}\left(a_{i}, b_{i}, c_{i}\right)=a_{i} b_{i}+a_{i} c_{i}+b_{i} c_{i}
\end{aligned}
$$

## N 1-bit adders $\Rightarrow 1 \mathrm{~N}$-bit adder



What about overflow?
Overflow = $\mathrm{c}_{\mathrm{n}}$ ?

## What about overflow?

- Consider a 2-bit signed \# \& overflow:

$$
\begin{aligned}
\cdot 10 & =-2+-2 \text { or }-1 \\
\cdot 11 & =-1+-2 \text { only } \\
\cdot 00 & =0 \text { NOTHING! } \\
\cdot 01 & =1+1 \text { only }
\end{aligned}
$$

- Highest adder

- $\mathrm{C}_{1}=$ Carry-in $=\mathrm{C}_{\text {in }}, \mathrm{C}_{2}=$ Carry-out $=\mathrm{C}_{\text {out }}$
- No $\mathrm{C}_{\text {out }}$ or $\mathrm{C}_{\text {in }} \Rightarrow$ NO overflow!

What $\cdot C_{\text {in }}$, and $C_{\text {out }} \Rightarrow$ NO overflow! op?
$\cdot C_{\text {in }}$, but no $C_{\text {out }} \Rightarrow A, B$ both $>0$, overflow!
$\cdot C_{\text {out }}$, but no $C_{\text {in }} \Rightarrow A, B$ both $<0$, overflow!

## What about overflow?

- Consider a 2-bit signed \# \& overflow:

$$
\begin{aligned}
& 10=-2 \\
& 11=-1 \\
& 00=0 \\
& 01=1
\end{aligned}
$$

- Overflows when...

$\cdot C_{\text {in }}$, but no $C_{\text {out }} \Rightarrow A, B$ both $>0$, overflow!
$\cdot C_{\text {out }}$, but no $C_{\text {in }} \Rightarrow A, B$ both $<0$, overflow!


## overflow $=c_{n}$ XOR $c_{n-1}$

Extremely Clever Subtractor


## Review: Finite State Machine (FSM)

- States represent possible output values.
- Transitions represent changes
 between states based on inputs.
- Implement with CL and clocked register feedback.


## Finite State Machines extremely useful!

-They define

- How output signals respond to input signals and previous state.
- How we change states depending on input signals and previous state
- We could implement very detailed FSMs w/ Programmable Logic Arrays


## Taking advantage of sum-of-products

- Since sum-of-products is a convenient notation and way to think about design, offer hardware building blocks that match that notation
- One example is Programmable Logic Arrays (PLAs)
- Designed so that can select (program) ands, ors, complements after you get the chip
- Late in design process, fix errors, figure out what to do later, ...


## Programmable Logic Arrays

- Pre-fabricated building block of many AND/OR gates
- "Programmed" or "Personalized" by making or breaking connections among gates
- Programmable array block diagram for sum of products form



## Enabling Concept

## - Shared product terms among outputs

example:

personality matrix 1 = uncomplemented in term 0 = complemented in term


## Before Programming

## - All possible connections available before "programming"



## After Programming

- Unwanted connections are "blown"
- Fuse (normally connected, break unwanted ones)
- Anti-fuse (normally disconnected, make wanted connections)



## Alternate Representation

- Short-hand notation--don't have to draw all the wires
- X Signifies a connection is present and perpendicular signal is an input to gate
notation for implementing

$$
\begin{aligned}
& F 0=A B+A^{\prime} B^{\prime} \\
& F 1=C D^{\prime}+C^{\prime} D
\end{aligned}
$$



Cal


## "And In conclusion..."

- Use muxes to select among input
- $S$ input bits selects $2^{s}$ inputs
- Each input can be n-bits wide, indep of $S$
- Implement muxes hierarchically
- ALU can be implemented using a mux
- Coupled with basic block elements
- N-bit adder-subtractor done ușing N 1bit adders with XOR gates on input
- XOR serves as conditional inverter
- Programmable Logic Arrays are often used to implement our CL


## Peer Instruction

A. Truth table for mux with 4-bits of signals has $2^{4}$ rows
B. We could cascade $\mathbf{N} 1$-bit shifters to make 1 N -bit shifter for sll, srl
C. If 1-bit adder delay is T , the N -bit adder delay would also be $T$

## Peer Instruction Answer

