

Lecture #20 – Controlling a Single-Cycle CPU


2007-7-30



Scott Beamer
Instructor




Putting it All Together: A Single Cycle Datapath




Review: A Single Cycle Datapath

- We have everything except **control signals**




An Abstract View of the Implementation




Recap: Meaning of the Control Signals

- **nPC_sel:** “+4” 0 ⇒ PC ← PC + 4
 “br” 1 ⇒ PC ← PC + 4 + {SignExt(Imm16), 00}
- Later in lecture: higher-level connection between mux and branch condition




Recap: Meaning of the Control Signals

- **ExtOp:** “zero”, “sign”
- **ALUSrc:** 0 ⇒ regB; 1 ⇒ imm
- **ALUctr:** “ADD”, “SUB”, “OR”
- **MemWr:** 1 ⇒ write memory
- **MemtoReg:** 0 ⇒ ALU; 1 ⇒ Mem
- **RegWr:** 1 ⇒ write register
- **RegDst:** 0 ⇒ “rt”; 1 ⇒ “rd”



RTL: The Add Instruction



add rd, rs, rt

- MEM[PC] Fetch the instruction from memory
- R[rd] = R[rs] + R[rt] The actual operation
- PC = PC + 4 Calculate the next instruction's address




CS61C L20 Single-Cycle CPU Control (7)

Beamer, Summer 2007 © UCB

Instruction Fetch Unit at the Beginning of Add

- Fetch the instruction from Instruction memory: Instruction = MEM[PC]

• same for all instructions




CS61C L20 Single-Cycle CPU Control (8)

Beamer, Summer 2007 © UCB

Instruction Fetch Unit at the End of Add

- PC = PC + 4
- This is the same for all instructions except: Branch and Jump




CS61C L20 Single-Cycle CPU Control (9)

Beamer, Summer 2007 © UCB

The Single Cycle Datapath during Add

- R[rd] = R[rs] + R[rt]




CS61C L20 Single-Cycle CPU Control (10)

Beamer, Summer 2007 © UCB

Single Cycle Datapath during Or Immediate?

- R[rt] = R[rs] OR ZeroExt[Imm16]




CS61C L20 Single-Cycle

Beamer, Summer 2007 © UCB

Single Cycle Datapath during Or Immediate?

- R[rt] = R[rs] OR ZeroExt[Imm16]




CS61C L20 Single-Cycle CPU Control (12)

Beamer, Summer 2007 © UCB

The Single Cycle Datapath during Load?

- $R[rt] = \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




CS61C L20 Single-Cycle CPU Control (13)

Beamer, Summer 2007 © UCB

The Single Cycle Datapath during Load

- $R[rt] = \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




CS61C L20 Single-Cycle CPU Control (14)

Beamer, Summer 2007 © UCB

The Single Cycle Datapath during Store

- $\text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




CS61C L20 Single-Cycle CPU

Beamer, Summer 2007 © UCB

The Single Cycle Datapath during Store

- $\text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\} = R[rt]$



CS61C L20 Single-Cycle CPU Control (16)

Beamer, Summer 2007 © UCB

Administrivia

- Assignments
 - HW7 due 8/2
 - Proj3 due 8/5
- Assignment Grading
 - Grades should be coming in now (HW1, HW2 done, expect HW3, HW4, Proj1 soon)
 - Reader info posted on webpage
- Midterm Regrades due Wed 8/1




CS61C L20 Single-Cycle CPU Control (17)

Beamer, Summer 2007 © UCB

The Single Cycle Datapath during Jump


- New PC = { PC[31..28], target address, 00 }




CS61C L20 Single-Cycle CPU Control (18)

Beamer, Summer 2007 © UCB

The Single Cycle Datapath during Jump




Instruction Fetch Unit at the End of Jump




How do we modify this to account for jumps?

Instruction Fetch Unit at the End of Jump




- Query**
- Can Zero still get asserted?
 - Does nPC_sel need to be 0?
 - If not, what?


The Single Cycle Datapath during Branch?



The Single Cycle Datapath during Branch



Instruction Fetch Unit at the End of Branch




- What is encoding of nPC_sel?
 - Direct MUX select?
 - Branch inst. / not branch
- Let's pick 2nd option

Q: What logic gate?

nPC_sel	zero?	MUX
0	x	0
1	0	0
1	1	1

Step 4: Given Datapath: RTL → Control



A Summary of the Control Signals (1/2)

inst Register Transfer
add $R[rd] \leftarrow R[rs] + R[rt]$; $PC \leftarrow PC + 4$
 $ALUSrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC_sel = "+4"$
sub $R[rd] \leftarrow R[rs] - R[rt]$; $PC \leftarrow PC + 4$
 $ALUSrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC_sel = "+4"$
ori $R[rt] \leftarrow R[rs] + zero_ext(Imm16)$; $PC \leftarrow PC + 4$
 $ALUSrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC_sel = "+4"$
lw $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]$; $PC \leftarrow PC + 4$
 $ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MentoReg, RegDst = rt, RegWr, nPC_sel = "+4"$
sw $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs]$; $PC \leftarrow PC + 4$
 $ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"$
beq if $(R[rs] == R[rt])$ then $PC \leftarrow PC + sign_ext(Imm16) || 00$ else $PC \leftarrow PC + 4$
 $nPC_sel = "br", ALUctr = "SUB"$



A Summary of the Control Signals (2/2)

See Appendix A

func	10 0000	10 0010	We Don't Care :-)				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100 00 0010	
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MentoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	?
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x

R-type	op	rs	rt	rd	shamt	funct	add, sub
I-type	op	rs	rt	immediate			ori, lw, sw, beq
J-type	op	target address					jump



Boolean Expressions for Controller


RegDst = add + sub
 ALUSrc = ori + lw + sw
 MentoReg = lw
 RegWrite = add + sub + ori + lw
 MemWrite = sw
 nPCsel = beq
 Jump = jump
 ExtOp = lw + sw
 ALUctr[0] = sub + beq (assume ALUctr is 0 ADD, 01: SUB, 10: OR)
 ALUctr[1] = or

where,
 $rtype = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot \sim op_1 \cdot \sim op_0$
 $ori = \sim op_5 \cdot \sim op_4 \cdot op_3 \cdot op_2 \cdot \sim op_1 \cdot op_0$
 $lw = op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$
 $sw = op_5 \cdot \sim op_4 \cdot op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$
 $beq = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot op_2 \cdot \sim op_1 \cdot \sim op_0$
 $jump = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot \sim op_0$

How do we implement this in gates?



Controller Implementation




Other Programmable Logic Arrays

- There are other types of PLAs which can be reprogrammed on the fly
- The most common is called a **Field Programmable Gate Array (FPGA)**
 - made up of configurable logic blocks (CLBs) and flip-flops which can be programmed by software
 - Berkeley has on-going research into reconfigurable computing with FPGAs
 - Check out RAMP and BEE3 projects




An Abstract View of the Critical Path

Critical Path (Load Instruction) =
 Delay clock through PC (FFs) +
 Instruction Memory's Access Time +
 Register File's Access Time +
 ALU to Perform a 32-bit Add +
 Data Memory Access Time +
 Stable Time for Register File Write



Peer Instruction



- A. MemToReg='x' & ALUctr='sub'. **SUB** or **BEQ**?
- B. ALUctr='add'. Which 1 signal is different for all 3 of: **ADD**, **LW**, & **SW**? **RegDst** or **ExtOp**?
- C. "Don't Care" signals are useful because we can simplify our PLA personality matrix. **F** / **T**?


ABC
0: SRF
1: SRT
2: SEF
3: SET
4: BRF
5: BRT
6: BEF
7: BET

CS61C L20 Single-Cycle CPU Control (32)

Beamer, Summer 2007 © UCB

Summary: Single-cycle Processor

- 5 steps to design a processor
 - Analyze instruction set → datapath [requirements](#)
 - Select set of datapath components & establish clock methodology
 - [Assemble](#) datapath meeting the requirements
 - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



CS61C L20 Single-Cycle CPU Control (33)

Beamer, Summer 2007 © UCB