

Memory Hierarchy Requirements

- If Principle of Locality allows caches to offer (close to) speed of cache memory with size of DRAM memory, then recursively why not use at next level to give speed of DRAM memory, size of Disk memory?
- While we're at it, what other things do we need from our memory system?



leamer Summer 2007 © LIC

Memory Hierarchy Requirements

- Allow multiple processes to simultaneously occupy memory and provide protection – don't let one program read/write memory from another
- Address space give each program the illusion that it has its own private memory
 - Suppose code starts at address 0x40000000. But different processes have different code, both residing at the same address. So each program has a different view of memory.



CS61C L25 Virtual Memory I (

samer Summer 2007 © U

Virtual Memory

- Called "Virtual Memory"
- Next level in the memory hierarchy:
 - Provides program with illusion of a very large main memory:
 - Working set of "pages" reside in main memory others reside on disk.
- Also allows OS to share memory, protect programs from each other
- Today, more important for protection vs. just another level of memory hierarchy
- Each process thinks it has all the memory to itself

(Historically, it predates caches)

Beamer, Summer 2007 © UCE

Virtual to Physical Address Translation Program Physical nerates in HW memory its virtual (incl. cache appir virtual physical address address address space (inst. fetch (inst. fetch

- Each program operates in its own virtual address space; ~only program running
- Each is protected from the other

load store)


- OS can decide where each goes in memory
- Hardware (HW) provides virtual ⇒ physical mapping


irtual Memory I (8) Beamer, Summer 20


Analogy

- Book title like virtual address
- Library of Congress call number like physical address
- Card catalogue like page table mapping from book title to call #
- On card for book, in local library vs. in another branch like valid bit indicating in main memory vs. on disk
- On card, available for 2-hour in library use (vs. 2-week checkout) like access









Virtual Memory Mapping Function

- Cannot have simple function to predict arbitrary mapping
- Use table lookup of mappings

Page Number | Offset

- Use table lookup ("Page Table") for mappings: Page number is index
- Virtual Memory Mapping Function
 - Physical Offset = Virtual Offset
 - Physical Page Number
 - = PageTable[Virtual Page Number]

(P.P.N. also called "Page Frame")

Address Mapping: Page Table Virtual Address: page no. offset Page Table Page Table Base Reg A.R. + index Val Access Physical into -id Rights Page Address page **Physical** table Memory Address Page Table located in physical memory

Page Table

- A page table is an operating system structure which contains the mapping of virtual addresses to physical locations
 - There are several different ways, all up to the operating system, to keep this data around
- Each process running in the operating system has its own page table
 - "State" of process is PC, all registers, plus page table
 - OS changes page tables by changing contents of Page Table Base Register

CS61C L25 Virtual Memory I (1)

Beamer, Summer 2007 © UC

Requirements revisited

Remember the motivation for VM:

- Sharing memory with protection
 - Different physical pages can be allocated to different processes (sharing)
 - A process can only touch pages in its own page table (protection)
- Separate address spaces
 - Since programs work only with virtual addresses, different programs can have different data/code at the same address!

What about the memory hierarchy?

Page Table Entry (PTE) Format

- Contains either Physical Page Number or indication not in Main Memory
- •OS maps to disk if Not Valid (V = 0)

Page Table

V A.R. P. P.N.


Val Access Physical Page Number

V A.R. P. P. N.

 If valid, also check if have permission to use page: Access Rights (A.R.) may be Read Only, Read/Write, Executable

CS61C L25 Virtual Memory I (17)

Beamer, Summer 2007 ©



Comparing the 2 levels of hierarchy

Cache version Virtual Memory vers.

Block or Line Page

Miss Page Fault

Block Size: 32-64B Page Size: 4K-8KB

Placement: Fully Associative

Direct Mapped, N-way Set Associative

Replacement: Least Recently Used

LRU or Random (LRU)

Write Thru or Back Write Back


25 Virtual Memory I (19)

Notes on Page Table

- Solves Fragmentation problem: all chunks same size, so all holes can be used
- OS must reserve "Swap Space" on disk for each process
- To grow a process, ask Operating System
 - · If unused pages, OS uses them first
 - \cdot If not, OS swaps some old pages to disk
 - · (Least Recently Used to pick pages to swap)
- Each process has own Page Table
- Will add details, but Page Table is essence of Virtual Memory



Beamer, Summer 2007 © UCE





Virtual Memory Problem #1

- Map every address ⇒ 1 indirection via Page Table in memory per virtual address ⇒ 1 virtual memory accesses = 2 physical memory accessés ⇒ SLOW!
- Observation: since locality in pages of data, there must be locality in virtual address translations of those pages
- Since small is fast, why not use a small cache of virtual to physical address translations to make translation fast?
- For historical reasons, cache is called a Translation Lookaside Buffer, or TLB

Translation Look-Aside Buffers (TLBs)

- •TLBs usually small, typically 128 256 entries
- · Like any other cache, the TLB can be direct mapped, set associative, or fully associative





Typical TLB Format

Tag	Physical Page #	Dirty	Ref	Valid	Access Rights

- TLB just a cache on the page table mappings
- TLB access time comparable to cache (much less than main memory access time)
- Dirty: since use write back, need to know whether or not to write page to disk when replaced •Ref: Used to help calculate LRU on replacement
- Cleared by OS periodically, then checked to see if page was referenced

Cal

What if not in TLB?

- Option 1: Hardware checks page table and loads new Page Table Entry into
- Option 2: Hardware traps to OS, up to OS to decide what to do
 - · MIPS follows Option 2: Hardware knows nothing about page table

What if the data is on disk?

- We load the page off the disk into a free block of memory, using a DMA transfer (Direct Memory Access – special hardware support to avoid processor)
 - Meantime we switch to some other process waiting to be run
- When the DMA is complete, we get an interrupt and update the process's page table
 - So when we switch back to the task, the desired data will be in memory



Beamer, Summer 20

What if we don't have enough memory?

- We chose some other page belonging to a program and transfer it onto the disk if it is dirty
 - If clean (disk copy is up-to-date), just overwrite that data in memory
 - We chose the page to evict based on replacement policy (e.g., LRU)
- And update that program's page table to reflect the fact that its memory moved somewhere else
- If continuously swap between disk and memory, called Thrashing

CS61C L25 Virtual Memory I (29)

eamer, Summer 2007 © U

Three Advantages of Virtual Memory

1) Translation:

- Program can be given consistent view of memory, even though physical memory is scrambled
- · Makes multiple processes reasonable
- Only the most important part of program ("Working Set") must be in physical memory
- Contiguous structures (like stacks) use only as much physical memory as necessary yet still grow later



Beamer, Summer 2007 © U

Three Advantages of Virtual Memory

2) Protection:

- · Different processes protected from each other
- Different pages can be given special behavior
- (Read Only, Invisible to user programs, etc).
- · Kernel data protected from User programs
- Very important for protection from malicious programs ⇒ Far more "viruses" under Microsoft Windows
- Special Mode in processor ("Kernel mode") allows processor to change page table/TLB

3) Sharing:

 Can map same physical page to multiple users ("Shared memory")



CS61C L25 Virtual Memory I (31)

Seamer Summer 2007 ©

Peer Instruction

- A. Locality is important yet different for cache and virtual memory (VM): temporal locality for caches but spatial locality for VM
- Cache management is done by hardware (HW), page table management by the operating system (OS), but TLB management is either by HW or OS
- C. VM helps both with security and cost

ABC
0: FFF
1: FFT
2: FTF
3: FTT
4: TFF
5: TFT
6: TTF
7: TTT

CSSIC L25 Virtual Marroys I (24)

And in conclusion...

- Manage memory to disk? Treat as cache
 - · Included protection as bonus, now critical
 - Use Page Table of mappings for each user vs. tag/data in cache
 - TLB is cache of Virtual⇒Physical addr trans
- Virtual Memory allows protected sharing of memory between processes
- Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well

Beamer, Summer 2007 © UC