



Typical TLB Format									
	Tag	Physical Page #	Dirty	Ref	Valid	Access Rights			
 TLB just a cache on the page table mappings TLB access time comparable to cache 									
(much less than main memory access time) • <u>Dirty</u> : since use write back, need to know whether or not to write page to disk when replaced									
•Ref: Used to help calculate LRU on replacement • Cleared by OS periodically, then checked to see if page was referenced									
	CS61C 1 26 Virtual Memory II (6) Beamer Summer 2007 @ Li								





CS61C L26 Virtual Me


- Option 1: Hardware checks page table and loads new Page Table Entry into TLB
- Option 2: Hardware traps to OS, up to OS to decide what to do
 - MIPS follows Option 2: Hardware knows nothing about page table















Three Advantages of Virtual Memory

- 1) Translation:
 - Program can be given consistent view of memory, even though physical memory is scrambled
 - Makes multiple processes reasonable
 - Only the most important part of program
 - ("Working Set") must be in physical memory
 - Contiguous structures (like stacks) use only as much physical memory as necessary yet still grow later

Cal OPENCI 26 V



Why Translation Lookaside Buffer (TLB)?


- Paging is most popular implementation of virtual memory (vs. base/bounds)
- Every paged virtual memory access must be checked against Entry of Page Table in memory to provide protection / indirection
- Cache of Page Table Entries (TLB) makes address translation possible without memory access in common case to make fast

CSB1C L26 Virtual Memory II (18)



Finite size

• Many programs running at a time





Bonus slide: Virtual Memory Overview (3/4)


• Implementation:


CS61C L26 Virtual Memory II (21)


- Divide memory into "chunks" (pages)
- Operating system controls page table that maps virtual addresses into physical addresses
- Think of memory as a cache for disk
- TLB is a cache for the page table




















 I/O Device Examples and Speeds I/O Speed: bytes transferred per second (from mouse to Gigabit LAN: 7 orders of mag!) 								
Device	Behavior	Partner	Data Rate (KBytes/s)					
Keyboard	Input	Human	0.01					
Mouse	Input	Human	0.02					
Voice output	Output	Human	5.00					
Floppy disk	Storage	Machine	50.00					
Laser Printer	Output	Human	100.00					
Magnetic Disk	Storage	Machine	10,000.00					
Wireless Network	l or O	Machine	10,000.00					
Graphics Display	Output	Human	30,000.00					
Wired LAN Network	l or O	Machine	125,000.00					
Core Control C								

