Caches!

Conceptual Questions: Why do we cache? What is the end result of our caching, in terms of capability?

- We cache because limited memory closer to the chip is faster. Caching gets us the speed of the fast memory with the spatial capacity of the largest memory.

What are temporal and spatial locality? Give high level examples in software of when these occur.

- Temporal locality – We access the same items that have been used recently. I.e., a commonly executed piece of code, such as a menu or library function.
- Spatial locality – We access items nearby other items that have been accessed recently. This is demonstrated in structs or sequential array accesses.

Break up an address:

<table>
<thead>
<tr>
<th>Tag</th>
<th>Index</th>
<th>Offset</th>
</tr>
</thead>
</table>

- Offset: “column index” (O bits)
- Index: “row index” (i bits)
- Tag: “cache number” that the block/row* came from. (T bits) [*difference?]

Segmenting the address into TIO implies a geometrical structure (and size) on our cache. Draw memory with that same geometry!

Cache Vocab:

- Cache hit – found the right thing in the cache!
- Cache miss – Nothing in the cache block we checked, so read from memory and write to cache!
- Cache miss, block replacement – We found a block, but it had the wrong tag!

Cache Exercises!

C1: Fill this one in... Everything here is Direct-Mapped!
### Address Bits | Cache Size | Block Size | Tag Bits | Index Bits | Offset Bits | Bits per Row |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>4KB</td>
<td>4B</td>
<td>4</td>
<td>10</td>
<td>2</td>
<td>38</td>
</tr>
<tr>
<td>16</td>
<td>16KB</td>
<td>8B</td>
<td>2</td>
<td>11</td>
<td>3</td>
<td>68</td>
</tr>
<tr>
<td>32</td>
<td>8KB</td>
<td>8B</td>
<td>19</td>
<td>10</td>
<td>3</td>
<td>85</td>
</tr>
<tr>
<td>32</td>
<td>32KB</td>
<td>16B</td>
<td>17</td>
<td>11</td>
<td>4</td>
<td>147</td>
</tr>
<tr>
<td>32</td>
<td>64KB</td>
<td>16B</td>
<td>16</td>
<td>12</td>
<td>4</td>
<td>146</td>
</tr>
<tr>
<td>32</td>
<td>512KB</td>
<td>32B</td>
<td>13</td>
<td>14</td>
<td>5</td>
<td>271</td>
</tr>
<tr>
<td>64</td>
<td>1024KB</td>
<td>64B</td>
<td>44</td>
<td>14</td>
<td>6</td>
<td>558</td>
</tr>
<tr>
<td>64</td>
<td>2048KB</td>
<td>128B</td>
<td>43</td>
<td>14</td>
<td>7</td>
<td>1069</td>
</tr>
</tbody>
</table>

**C2:** Assume 16 B of memory and an 8B direct-mapped cache with 2-byte blocks. Classify each of the following memory accesses as hit (H), miss (M), or miss with replacement (R).

- a. 4 M
- b. 5 H
- c. 2 M
- d. 6 M
- e. 1 M
- f. 10 R
- g. 7 H
- h. 2 R

**C3:** This is a typical exam question that you can expect. Obviously we can tweak the numbers, change the loop, or ask you more conceptual questions!!

You know you have 1 MiB of memory (maxed out for processor address size) and a 16 KiB cache (data size only, not counting extra bits) with 1 KiB blocks, and 2-way set associative.

```c
#define NUM_INTS 8192
int *A = malloc(NUM_INTS * sizeof(int)); // address at block boundary
int i, total = 0;
for (i = 0; i < NUM_INTS; i += 128) A[i] = i; // Line 1
for (i = 0; i < NUM_INTS; i += 128) total += A[i]; // Line 2
```
a) What is the T:I:O breakup for the cache (assuming byte addressing)?
7:3:10

b) Calculate the hit percentage for the cache for the line marked “Line 1”. Each step is 512 bytes or 128 ints. There are 256 ints per cache block. Thus we have a 50% hit rate.

c) Calculate the hit percentage for the cache for the line marked “Line 2”. We covered a $2^{13} * 2^{2} = 2^{15} = 32$ KiB array with our first loop, meaning we knocked all our cache entries out in the second pass. Same hit rate as before!

d) How could you optimize the computation? We could have fewer cache misses if we break up the loops to cover half the array at a time, or combine both loops.

Now a completely different setup... Your cache now has 8-byte blocks and 128 rows (still 2-way set associative), and memory has 22 bit addresses. The $\text{ARRAY\_SIZE}$ is 4 MiB and $A$, a char array, starts at a block boundary.

```c
for (i = 0; i < (ARRAY_SIZE/STRETCH); i += 1) {
    for (j = 0; j < STRETCH; j += 1) sum += A[i*STRETCH + j];
    for (j = 0; j < STRETCH; j += 1) product *= A[i*STRETCH + j];
}
```

a) What is the T:I:O breakup for the cache (assuming byte addressing)?
13:6:3

b) What is the cache size (data only, no tag and extra bits) in bytes? 1 KiB

c) What is the largest $\text{STRETCH}$ that minimizes cache misses? 1024 for 1 Kibi chars.

d) Given the $\text{STRETCH}$ size from (c), what is the # of cache misses? One for every 8-byte block, so 4 Mi / 8 = 512 Kibi misses. Another check would be to say we have 128 blocks in our cache, we miss each block once per outer loop iteration, and we have 4 MiB / 1 KiB = 4 Kibi outer loop iterations.

e) Given the $\text{STRETCH}$ size from (c), if $A$ does not start at a block boundary, roughly what is the # of cache misses for this case to the number you calculated in question (d) above? (e.g., 8x, 1/16th)
Now our last block will collide with our first block, meaning the first inner loop has an extra miss and the second inner loop has two misses. Thus where we used to have 128 misses per step of the outer loop, now we have 128 + 3 = 131 misses. In other words, we have 12 kibi more misses.

**Bonus:**
Two candidates stand for election to a parliamentary seat in ancient Braczia. Each candidate votes for himself by placing a ballot in his one of two big glass bowls. Then, in turn, each of another 10000 Braczian voters places his ballot in the bowl of his choice. But because so many voters like to vote for a winner, the probability is m/(m+n) that the next ballot will go into a bowl containing m ballots already when the other bowl contains n ballots. Choose a bowl before the voting starts; what is the probability that fewer than a quarter of the 10000 ballots cast will go into that bowl?

\[
\frac{2500}{10001}
\]