Cache Misses
- **Compulsory:** first time block has been accessed
  - i.e. would still happen with infinite sized caches
- **Conflict:** due to collision caused by block placement policy
  - i.e. would not happen under full associativity
- **Capacity:** due to cache being too small
  - i.e. would still happen with full associativity and perfect replacement policy

Cache Associativity
- **Fully Associative:** cache blocks can go anywhere in the cache (no index bits)
- **N-Way Set Associativity:** cache block can go in any of N ways per set - thus:
  - # of sets = (cache capacity) / (block size) / (set associativity)
  - Fully associative cache is N-way set associative, where N is number of blocks
  - Direct mapped cache is 1-way set associative
- Increased associativity reduces conflict misses, but needs more comparators and logic

Cache Details
- **Average Memory Access Time (AMAT):** how long it takes to access memory
  - AMAT = hit time + (miss time)(miss penalty)
- **Write Through:** every write happens at the current level as well as level above
- **Write Back:** writes only happen at current level, and are written back at eviction

Cache Problem
- For the given cache parameters, guess what the AMAT would be (inverse of Lab 12)
- 32KB cache with 32B blocks that is direct mapped
- Cache hit time of 10ns and cache miss time (memory access time) of 64ns

<table>
<thead>
<tr>
<th>Array Size \ Stride</th>
<th>4B</th>
<th>8B</th>
<th>16B</th>
<th>32B</th>
<th>64B</th>
<th>128B</th>
</tr>
</thead>
<tbody>
<tr>
<td>16KB</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>32KB</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>64KB</td>
<td>14</td>
<td>16</td>
<td>42</td>
<td>74</td>
<td>74</td>
<td>74</td>
</tr>
<tr>
<td>128KB</td>
<td>14</td>
<td>16</td>
<td>42</td>
<td>74</td>
<td>74</td>
<td>74</td>
</tr>
</tbody>
</table>

- For when there are any cache hits above, which locality (spatial or temporal) is it?

**It is temporal for the first two rows since they have been accessed before.**

**It is spatial for the first three columns since the stride is less than the block size.**

**It is ok for a hit to be both due to spatial and temporal reasons.**
Virtual Memory Overview
- **Virtual Memory** (commonly and in this course) actually refers to three concepts:
  - **Translation**: map one address space to another to give illusion of dedicated space
  - **Virtual Memory**: use backing store (disk) to give illusion of larger memory
  - **Protection**: only allow access to parts of memory for certain programs
- **Sharing**: allow multiple programs to access same memory

How Virtual Memory Works
- OS adds level of indirection to every memory access made by a program
- Each program requests a virtual address that is mapped to a physical address by VM
- **Pages**: The unit of transfer for VM (like block for caches)
  - Done to reduce the internal fragmentation problems of base & bound
- Each address breaks into an offset (for within the page) and page number

<table>
<thead>
<tr>
<th>Virtual Address</th>
<th>Physical Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtual Page Number (VPN)</td>
<td>Physical Page Number (PPN)</td>
</tr>
<tr>
<td>Page Offset</td>
<td>Page Offset</td>
</tr>
</tbody>
</table>

- Virtual address -> physical address: OS keeps page offset, and turns VPN into PPN
- **Page Table**: A direct map for each program that translates VPNs to PPNs and stores relevant information such as: valid, dirty, access rights, and if the page is in memory or disk. It is a software data structure maintained by the OS.
- **Translation Lookaside Buffer (TLB)**: Hardware that stores a fraction of the Page Table for quicker access (like a cache).

Qualitative VM Questions
- Why is the TLB placed between the CPU and cache?
  
  **So on a context switch we only need to flush the TLB instead of the TLB and the cache.**
  
  **Pro note**: Flushes can be avoided by tagging things with the process id. Many processors have caches with virtual addressing (TLB after L1), but we don’t need to worry about that in this course.

- What aspects of virtual memory do you need for multiprogramming?
  protection and translation

- Sharing can be implemented using which two aspects?
  protection and translation (just like multiprogramming)

VM Parameters Problem
- For each change, indicate how it would affect the VM performance

<table>
<thead>
<tr>
<th></th>
<th>Page Table Size</th>
<th>TLB Hit Rate</th>
<th>Internal Fragmentation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Increase Page Size</td>
<td>decrease (less pages so less rows)</td>
<td>increase (TLB covers more of memory)</td>
<td>increase (greater probability of waste)</td>
</tr>
<tr>
<td>Increase Virtual Address Size</td>
<td>increase (more pages)</td>
<td>no change</td>
<td>no change</td>
</tr>
<tr>
<td>Decrease Physical Address Size</td>
<td>Page Table Size</td>
<td>TLB Hit Rate</td>
<td>Internal Fragmentation</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>----------------</td>
<td>--------------</td>
<td>-----------------------</td>
</tr>
<tr>
<td></td>
<td>slight decrease (narrower)</td>
<td>no change</td>
<td>no change</td>
</tr>
</tbody>
</table>