With the MOESI concurrency protocol implemented, accesses to cache accesses appear *serializable*. This means that the result of the parallel cache accesses appear the same as if there were done in serial from one processor in some ordering.

<table>
<thead>
<tr>
<th>State</th>
<th>Cache up to date?</th>
<th>Memory up to date?</th>
<th>Others have a copy?</th>
<th>Can write without changing state?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Modified</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Owned</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Exclusive</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Shared</td>
<td>Yes</td>
<td>Maybe</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Invalid</td>
<td>No</td>
<td>Maybe</td>
<td>Maybe</td>
<td>No</td>
</tr>
</tbody>
</table>

1. Consider the following access pattern on a two-processor system with a direct-mapped, write-back cache with one cache block and a two cache block memory. Assume the MOESI protocol is used, with write-back caches, write-allocate, and invalidation of other caches on write (instead of updating the value in the other caches).
<table>
<thead>
<tr>
<th>Time</th>
<th>After Operation</th>
<th>P1 cache state</th>
<th>P2 cache state</th>
<th>Memory @ 0 up to date?</th>
<th>Memory @ 1 up to date?</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>P1: read block 1</td>
<td>Exclusive (1)</td>
<td>Invalid</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>1</td>
<td>P2: read block 1</td>
<td>Shared (1)</td>
<td>Shared (1)</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>2</td>
<td>P1: write block 1</td>
<td>Modified (1)</td>
<td>Invalid</td>
<td>YES</td>
<td>NO</td>
</tr>
<tr>
<td>3</td>
<td>P2: write block 1</td>
<td>Invalid</td>
<td>Modified (1)</td>
<td>YES</td>
<td>NO</td>
</tr>
<tr>
<td>4</td>
<td>P1: read block 0</td>
<td>Exclusive (0)</td>
<td>Modified (1)</td>
<td>YES</td>
<td>NO</td>
</tr>
<tr>
<td>5</td>
<td>P2: read block 0</td>
<td>Shared (0)</td>
<td>Shared (0)</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>6</td>
<td>P1: write block 0</td>
<td>Modified (0)</td>
<td>Invalid</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>7</td>
<td>P2: read block 0</td>
<td>Owned (0)</td>
<td>Shared (0)</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>8</td>
<td>P2: write block 0</td>
<td>Invalid</td>
<td>Modified (0)</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>9</td>
<td>P1: read block 0</td>
<td>Shared (0)</td>
<td>Owned (0)</td>
<td>NO</td>
<td>YES</td>
</tr>
</tbody>
</table>

Concurrency
2. Consider the following function:

```c
void transferFunds(struct account *from, 
                   struct account *to, 
                   long cents)
{
    from->cents -= cents;
    to->cents += cents;
}
```

a. What are some data races that could occur if this function is called simultaneously from two (or more) threads on the same accounts? (Hint: if the problem isn’t obvious, translate the function into MIPS first)

Each thread needs to read the “current” value, perform an add/sub, and store a value for from->cents and to->cents. Two threads could read the same “current” value and the later store essentially erases the other transaction at either line.

b. How could you fix or avoid these races? Can you do this without hardware support?

Wrap transferFunds in a critical section, or divide up the accounts array and for loop in a way that you can have separate threads work on different accounts. You can also create an atomic section for any parts of the code that may have data races.

Thread Level Parallelism
Assume n is very large for every part!

```c
#pragma omp parallelism
{
    /* code here */
}

#pragma omp parallel for
for (int i = 0; i < n; i++) {
    /* code here */
}
```

*Each thread runs a copy of code within the block
*Thread scheduling is non-deterministic

Same as:
```c
#pragma omp parallel
    {
        #pragma omp for
            for (int i = 0; i < n; i++) {...}
    }
```
1. For the following snippets of code below, circle one of the following to indicate what issue, if any, the code will experience. Then provide a short justification. Assume the default number of threads is greater than 1. Assume no thread will complete before another thread starts executing. Assume arr is an int array with length n.

a)  // Set element i of arr to i
    #pragma omp parallel
    { for (int i = 0; i < n; i++)
        arr[i] = i; }

    Sometimes incorrect  Always incorrect  Slower than serial  Faster than serial

Slower than serial – there is no for directive, so every thread executes this loop in its entirety. n threads running n loops at the same time will actually execute in the same time as 1 thread running 1 loop. Despite the possibility of false sharing, the values should all be correct at the end of the loop. Furthermore, the existence of parallel overhead due to the extra number of threads could slow down the execution time.

b)  // Set arr to be an array of Fibonacci numbers.
    arr[0] = 0;
    arr[1] = 1;
    #pragma omp parallel for
    for (int i = 2; i < n; i++)
    arr[i] = arr[i-1] + arr[i - 2];

    Sometimes incorrect  Always incorrect  Slower than serial  Faster than serial

Always incorrect (if n>4) – Loop has data dependencies, so the calculation of all threads but the first one will depend on data from the previous thread. Because we said “assume no thread will complete before another thread starts executing,” then this code will always be wrong from reading incorrect values.

c)  // Set all elements in arr to 0;
    int i;
    #pragma omp parallel for
    for (i = 0; i < n; i++)
    arr[i] = 0;

    Sometimes incorrect  Always incorrect  Slower than serial  Faster than serial

Faster than serial – the for directive actually automatically makes loop variables (such as the index) private, so this will work properly. The for directive splits up the iterations of the loop into continuous chunks for each thread, so no data dependencies or false sharing.