


Lecture 14: MOSFETs II

- Announcements:
- HW#5 online and due Friday via Gradescope
- Lab#3 this week
 - ↳ Due week after next (since next week is the first midterm exam)
- Midterm 1: Friday, Oct. 5, from 5-6:30 p.m., in 277 Cory
- -----
- Lecture Topics:
 - ↳ MOSFETs
 - Linear Region
 - Saturation Region
- -----
- Last Time:
- Started linear MOSFET operation
- Now, continue with this ...

- As v_G rises:
 - ① - More (+) charge amasses on the gate
 - ② - The depletion region of fixed (-) charge grows to accommodate
 - ③ - Soon, however the depletion region becomes large enough that it becomes easier to obtain (-) charge (to match the gate's (+) charge) by taking it from the S/D regions!
 - ④ - Result: a channel of e-'s forms between the S&D n+ regions → inversion layer
 - This happens when $v_{GS} > V_{TN}$

② Linear Region: (or Triode Region)

$(V_{GS} - V_{TN} \geq V_{DS} \geq 0) \rightarrow$ i.e., $V_{DS} = \text{small}$



- Channel of e-'s → mobile → silicon in this region now a conductor
- An E-field generated by v_{DS} gives rise to drift current flow

Derive how much current i_{DS} flows as a function of voltage

V_{GS} & V_{DS} :

⇒ the e- drift current at any point in the channel:

$$i(x) = Q(x) v_d(x)$$

\uparrow e- charge per unit length \uparrow velocity of e-'s = $-\mu_n E_x$

basically given by the charge on the gate-to-substrate capacitor:

$$Q(x) = -WC_{ox}''(V_{GS} - V_{TN} - V(x))$$

\uparrow e-'s \uparrow voltage in the channel at location x → at D, it's V_D at S, it's $V_S = 0V$

← $q = CV$

$$C_{ox}'' = \frac{\epsilon_{ox}}{t_{ox}} \triangleq \text{oxide cap. per unit area}$$

ϵ_{ox} : oxide permittivity = $3.9\epsilon_0$
 t_{ox} : oxide thickness [cm]

*

$$i(x) = [-WC_{ox}''(V_{GS} - V_{TN} - V(x))] [-\mu_n E_x]$$

$$\left[E_x = -\frac{dv(x)}{dx} \right]$$

$$i(x) = -\mu_n C_{ox}'' W (V_{GS} - V_{TN} - V(x)) \frac{dv(x)}{dx}$$

$$i(x) dx = -\mu_n C_{ox}'' W (V_{GS} - V_{TN} - V(x)) dv(x)$$

$$\int_0^L i(x) dx = -\int_0^{V_{DS}} \mu_n C_{ox}'' W (V_{GS} - V_{TN} - V(x)) dv(x)$$


But $i(x) = i_{DS}$ at all x ; and $i(x) = -i_{DS}$

$$i_{DS} L = \mu_n C_{ox}'' W \left[(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$\therefore i_{DS} = \mu_n C_{ox}'' \frac{W}{L} (V_{GS} - V_{TN} - \frac{V_{DS}}{2}) V_{DS} \quad (\text{linear region})$$

↓
small V_{DS}
 $V_{DS} < V_{GS} - V_{TN}$

Linear Region IV Characteristic



characteristic curves look fairly linear for small V_{DS}


⇒ Can define an equivalent small-signal (small v_{DS}) linear resistance for an MOS transistor in the linear region:

$$\frac{\partial i_{DS}}{\partial v_{DS}} = \mu_n C_{ox} \frac{W}{L} (v_{GS} - v_{TN} - v_{DS})$$

$$[v_{DS} = \text{small}] \Rightarrow \approx \mu_n C_{ox} \frac{W}{L} (v_{GS} - v_{TN})$$

$$R_{on} = \left[\frac{\partial i_{DS}}{\partial v_{DS}} \right]^{-1} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (v_{GS} - v_{TN})}$$

↑ You'll need this for your next lab!



③ Saturation Region - ($v_{DS} \geq v_{GS} - v_{TN} \geq 0$)

As $v_{DS} \uparrow \rightarrow$ the voltage across the gate-to-substrate


capacitance near the drain:

$$(v_{GS} - v_{TN} - v(x)) \rightarrow 0$$

↑ @ the drain edge

At this point, i_{DS} has reached its maximum! $\left\{ \begin{array}{l} \because \text{the inversion charge @} \\ \text{the drain} \rightarrow 0! \end{array} \right.$

↑ ideal



Plug in $v_{GS} - v_{TN} - v_{DS} = 0 \rightarrow v_{DS} = v_{GS} - v_{TN}$ into the i_{DS} equation:

$$i_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (v_{GS} - v_{TN})^2 \text{ for } v_{DS} = v_{GS} - v_{TN}$$

