




Lecture 34: Purposeful Design

- Announcements:
- HW#10 online and due Friday Nov. 16
- Midterm later today, Nov. 9, @ 5 p.m., in 277 Cory (just like last time)
 - ↳ We will have 2 hours for this exam
 - ↳ Midterm Info Sheet online
- Lab 6 online and due 5 p.m., Friday, Dec. 7
- Need to wait for Lecture 33 video
 - ↳ My computer hard drive crashed at the end of the last lecture
 - ↳ I did re-write the lecture, so you do have pdf online ... but need to wait for the ETS video to appear on CalCentral
- No lecture next Monday
- Next lecture will be on Wednesday next week
- -----
- Lecture Topics:
 - ↳ Purposeful Design
 - ↳ Cascode Amplifier
- -----
- Last Time:
- Finished MOS inspection analysis
- Now consider design with a purpose
 - ↳ Very much needed for your Lab#6

Popular Amplifier Configurations → Building Blocks

- By merely altering the placements of input/output signals and bypass/coupling capacitors, one can realize many amplifier configurations
- Some of the most useful examples:






Multi-Stage Amplifier Design Guidelines

(for voltage amplifiers) ($i \rightarrow i$ amps, etc., would have different charts)

| | Ideal Voltage Amp | C.E. | C.E. w/ R_E | C.C. | C.B. |
|-------|-------------------|------------|---------------|------------|------------|
| R_i | ∞ | med. X | large ✓ | large ✓ | small X |
| R_o | 0 | large X | large X | small ✓ | large X |
| a_v | ∞ | large ✓ | med. X | small X | large ✓ |
| f_H | ∞ | small X | med. X | large ✓ | large ✓ |

To Get Better Performance \rightarrow Cascade Amplifiers

\Rightarrow for a good voltage amplifier:



⇒ in the S.S. sense, we want:

⇒ add biasing:

Biasing: for stability, $I_{BIAS} > 10 I_{B1}$

$$V_{B1} = V_{cc} \left(\frac{R_2}{R_1 + R_2} \right) \rightarrow V_{E1} = V_{B1} - V_{BE(on)}$$

$$I_{C1} \approx I_{E1} = \frac{V_{E1}}{R_{E1}} \quad \downarrow \quad V_{E2} = V_{E1} - V_{BE(on)} = V_{B1} - 2V_{BE(on)}$$

$$I_{C2} \approx I_{E2} = \frac{V_{E2}}{R_{E2}} \rightarrow V_{\phi 2} = V_{cc} - I_{C2} R_{\phi 2}$$

$$V_{E3} = V_{\phi 2} - V_{BE(on)} \rightarrow I_{C3} \approx I_{E3} = \frac{V_{E3}}{R_{E3}}$$

* → Large Output Swing:

← This can be volts (e.g., 2V, 10V, ...)

→ Does this violate our small-signal design criterion? → $V_{be} \ll V_T = 25mV$

reality: $1V - 0.99V = 10mV < 25mV$ ✓ Satisfies small-signal

$N_{oc1} \gg N_{ac2}$

Emitter Follower Output Stage

⇒ What is the max voltage swing @ the output?
 ⇒ Need to think in both small + large signal domains

$V_{C2max} = V_{CC}$

$V_{E3max} = V_{C2max} - V_{BE(on)} = V_{CC} - V_{BE(on)}$

$V_{C2min} = V_{E2} + V_{CE2(sat)}$

$V_{E3min} = V_{E2} + V_{CE2(sat)} - V_{BE(on)}$

V_{E2} set by biasing

Case: Max voltage

⇒ Q_3 sources enough current to push v_o up across $RE3 || RC2$

⇒ max voltage limit determined by Q_2 stage

$\therefore V_{omax} = \frac{V_{E3max} - V_{E3min}}{2}$

Differential Pair → A Simple Op Amp

$V_{CC} = (+)$

$V_{EE} = (-)$

I_{EE}

Assumptions:
 $Q_1 + Q_2$ are identical
 $RC1 + RC2$ identical