



Lecture 36: Op Amp Design & Digital Circuits

- Announcements:
- HW#11 online soon and due during RRR week
- Lab 6 online and due 5 p.m., Friday, Dec. 7
- No ground class today, due to smoke
- This is a video recorded lecture

- Lecture Topics:
- ↳ MOS Op Amp Design
- ↳ Review of Digital Electronics
- ↳ Definitions
- ↳ MOS Inverter w/ Resistive Load

- Last Time:
- A first pass on differential pairs
- ↳ Next pass will be in EE140 ... but first ...



- $(\frac{W}{L})_1 = (\frac{W}{L})_2 \rightarrow$ to eliminate V_{os}
- $(\frac{W}{L})_4 = (\frac{W}{L})_5 \rightarrow$ for $I_{D4} = I_{D5} = I_{B1AS}$
- $(\frac{W}{L})_8 = (\frac{W}{L})_6 \rightarrow$ for $I_{D8} = I_{D7} = I_{D6} = I_{B2AS}$
- $(\frac{W}{L})_3 = 2 \times (\frac{W}{L})_6 \rightarrow$ for $I_{D3} = 2 I_{D6} = 2 I_{B2AS}$

To get I_{B1AS} (find R_{B1AS})

$$R_{B1AS} = \frac{V_{R_{B1AS}}}{I_{B1AS}} = \frac{V_{DD} - |V_{GS1}| - V_{GS6} - V_{SS}}{I_{B1AS}}$$

$$I_{D5} = \frac{1}{2} \mu_p C_{ox} (\frac{W}{L})_5 (|V_{GS1}| - |V_{tp}|)^2 \rightarrow |V_{GS1}| = |V_{tp}| + \sqrt{\frac{2 I_{B1AS}}{\mu_p C_{ox} (W/L)_5}}$$

Similarly: $V_{GS6} = V_{tn} + \sqrt{\frac{2 I_{B2AS}}{\mu_n C_{ox} (W/L)_6}}$

Gain ⇒ focus on the signal path only!

S.S. Ckt:

Best to handle as one device

if to gate of next stage, then often not large

$$\frac{N_o}{N_s} = \frac{N_o}{N_s} \cdot \frac{V_o}{V_o}$$

$$\frac{N_o}{N_s} = G_{\text{diff}} R_D = \frac{1}{\frac{1}{g_{m1}} + \frac{1}{g_{m2}}} (r_{o4} \parallel r_{o2} (1 + \frac{g_{m2}}{g_{m1}}))$$

$$= \frac{1}{2} g_{m1} (r_{o4} \parallel (2r_{o2}))$$

$$\frac{V_o}{V_D} = \frac{g_{m7}}{g_{m7} + g_{mb7}} \approx 1$$

∴ $\frac{N_o}{N_s} = + \frac{1}{2} g_{m1} (r_{o4} \parallel (2r_{o2}))$

High Freq. Cut-Off ⇒ focus on the highest impedance node → node D

H.F.S.S. Ckt:


assume small R_s

-unity gain across

$$\omega_H = \frac{1}{(r_{o4} \parallel (2r_{o2})) \{ C_{gd2} + C_{gd4} + C_{db4} + C_{db2} + C_{gd7} \}}$$

(this dominates the first pole)

- So far, our focus has been on analog amplifiers that process analog signals
- Earlier in the class, however, we looked at different signal types: analog, sampled-data, and digital
- Digital Signal:




These values can now be encoded in a binary representation and processed via digital electronics



⇒ Problem: Lose information through quantization

$$\text{Lost Info} \propto \frac{1}{\# \text{ of levels}}$$


- With enough levels, we can reduce quantization error to unnoticeable levels
- Then process via digital electronics, e.g., adder




- This class won't cover the design of this adder
- For now, suffice it to say that one way to design the adder is to put together a circuit of gates: inverters, NAND gates, NOR gates, etc.




- Here, 0 → low voltage, 1 → high voltage
- If you have a NAND gate, you can make any digital function, including the adder above
- The NAND gate is a digital circuit that uses 4 transistors





Resistively-Loaded Inverter





Cases:


- ① switch open: C_L charges to $V+$
- ② switch closed: C_L discharges to \perp

Transistor Inverters w/ Resistive Load


\Rightarrow use transistor as a switching device \rightarrow allowing it to handle large signals



V_{OH} : $v_i \leq V_{IL} \rightarrow$ say $= 0V$
 $\Rightarrow M_S$ off



V_{OL} : $v_i \geq V_{IH} \rightarrow$ say $= V_{DD}$
 $\Rightarrow M_S$ on
 \Rightarrow in steady-state:




$$V_{OL} = V_{DD} - \mu_n C_{ox} \left(\frac{W}{L}\right)_S (V_{DD} - V_{TNS}) V_{OL} + \frac{\mu_n C_{ox} \left(\frac{W}{L}\right)_S}{2} V_{OL}^2$$


\Rightarrow solve quadratic for V_{OL}

\Rightarrow or can get a less accurate (but still good) value...

⇒ ... by defining an on-resistance, R_{on} , for the switching device:



When $V_o = V_{OL}$



$$I = \frac{V_{DD}}{R + R_{on}} \Rightarrow \text{in digital, any current is too much!}$$

say $I = 1 \mu A \rightarrow$ okay for 100 visitors = 100 μA

But for 1 billion $\rightarrow 1000 A \rightarrow$ way too much

→ Thus, need lower power consumption \rightarrow CMOS