



<u>Lecture 37w</u>: CMOS Inverter


Lecture 37: CMOS Inverter Announcements: · HW#11 online and due during RRR week · Lab 6 online and due 5 p.m., Friday, Dec. 7 · No ground class today, due to smoke This is a video recorded lecture · Lecture Topics: (over the next few days) Static CMOS Inverter Behavior $-V_{OL}$ and V_{OH} $-V_{IL}$ and V_{IH} ♦ Dynamic CMOS Inverter Behavior -Propagation Delay -Capacitance Stable Ring Oscillator **SCMOS** Inverter Propagation Delay Last Time: · A first pass on differential pairs ♦ Next pass will be in EE140 ... · Then started digital circuits

















Important Case:

> NMOS & PMOS have identical strength

→ VTN=Vt, VTP=-Vt (Symmetrical Vt magnitudes)

- · Remarks:
- · $K_R=1$ can can be an important case when one wants the switching point to be at $V_{\text{DD}}/2$
- To get this case, one must size the PMOS bigger than the NMOS to give the former equal strength
- But if area is important (for cost reasons), then a designer will choose to use minimum-size devices, in which case the PMOS will not be as strong as the NMOS
 - The switch point will shift a bit from the midpoint of the supply

$$V_{2}: V_{2}: V_{2}:$$

