

SOLUTIONS TO 2nd MIDTERM

EECS105

2 of 8

Fall 1998

Problem 1 of 3 Answer each question briefly and clearly. (30 points)


How is the voltage gain of a CMOS inverter related to the transconductances of its transistors? (5pts)

$$A_v = -(g_{m_n} + g_{m_p})(r_{on} \parallel r_{op})$$

Why are CMOS NAND gates preferable to CMOS NOR gates? (5pts)

CMOS NAND uses p-channel transistors in parallel.
 CMOS NOR uses them in series, and that makes them
 too big, \rightarrow CMOS NOR takes more space than CMOS NAND.

Why do you need an n-channel and a p-channel transistor in parallel in order to have a proper "pass" logic gate? (5pts)



the n-channel can "pass" anything from $0V$ to $V_{DD} - V_{tn}$. The p-channel can pass $-V_{tp}$ to V_{DD} . You need both to pass 0 to V_{DD} .

What is a "unilateral" amplifier?(5pts)

R_{in} independent of R_L

R_{out} independent of R_S

Please indicate with an up or down arrow the effect of the following on the voltage gain (A_v) of a common source amplifier (5 pts)

Parameter	Effect on A_v	Brief Explanation (optional)
W/L ↑	↑	since $\uparrow g_m = \frac{W}{L} \mu_n C_{ox} (V_{GS} - V_{TH}) = \sqrt{2(\mu_n C_{ox} I_D)}$
I_{DSAT} ↑	↓	$g_m \uparrow \propto \sqrt{I_{DSAT}}$, but $Z_o \downarrow \propto \frac{1}{I_{DSAT}}$
L ↑	↑	$g_m \downarrow \propto \sqrt{\frac{1}{L}}$ $Z_o \uparrow \propto L$
$\mu_n C_{ox}$ ↑	↑	$g_m \uparrow \propto \sqrt{\mu_n C_{ox}}$

$$A_v = -g_m (Z_o \parallel Z_{oc})$$

What single-transistor amplifier stage can be used to ensure very high output resistance? (5pts)

Common base } i.e. current buffers.
Common gate }

Problem 2 of 3 (35 points)

In this problem you will size a CMOS inverter with process parameter $V_{Tn} = 0.7V$, $V_{Tp} = -0.9V$, $\mu_n C_{ox} = 50 \mu A/V^2$, $\mu_p C_{ox} = 25 \mu A/V^2$, $\lambda_n = \lambda_p = 0.1 V^{-1} \mu m$. Assume equal lengths and $V_{DD} = 5V$.

1 typo

For each of the following questions, make sure that you show the expressions before you plug in the specific values. A correct expression is worth 70% of the credit, even if the numerical calculation is incorrect!

- a) Calculate the ratio W_n/W_p , such that $V_M = 2.5V$ (for this question you can ignore the channel-length modulation effect). (7pts)

$$V_M = \frac{V_{Tn} + \sqrt{\frac{k_p}{k_n}} (V_{DD} + V_{Tp})}{1 + \sqrt{\frac{k_p}{k_n}}} \quad \frac{W_n}{W_p} = \frac{1}{2} \left(\frac{V_{DD} + V_{Tp} - V_M}{V_M - V_{Tn}} \right)^2$$

$$V_M + V_M \sqrt{\frac{k_p}{k_n}} = V_{Tn} + \sqrt{\frac{k_p}{k_n}} (V_{DD} + V_{Tp}) \quad \frac{W_n}{W_p} = \frac{1}{2} \left(\frac{2.5 - .9}{2.5 - .7} \right)^2$$

$$V_M - V_{Tn} = (V_{DD} + V_{Tp} - V_M) \sqrt{\frac{k_p}{k_n}}$$

$$\sqrt{\frac{k_n}{k_p}} = \frac{V_{DD} + V_{Tp} - V_M}{V_M - V_{Tn}}$$

$$\sqrt{\frac{k_n}{k_p}} = \sqrt{\frac{(\frac{w}{L})_n / \mu_n C_{ox}}{(\frac{w}{L})_p / \mu_p C_{ox}}} = \sqrt{2 \cdot \frac{W_n}{W_p}}$$

$$\sqrt{2 \cdot \frac{W_n}{W_p}} = \frac{V_{DD} + V_{Tp} - V_M}{V_M - V_{Tn}}$$

- b) When $V_{in} = V_M$ we want the current through the inverter to be 1mA. What is W_n and W_p assuming that the channel length of both devices is 2μm? (7pts)

$$I_0 = \frac{1}{2} \left(\frac{w}{L} \right)_n \cdot \mu_n C_{ox} (V_n - V_{Tn})^2 \quad \text{in sat because } V_{DS} > V_{GS} - V_{CM}$$

$$2.5 > 2.5 - .7$$


$$W_n = \frac{2 \cdot L \cdot I_0}{\mu_n C_{ox} (V_n - V_{Tn})^2}$$

$$= \frac{2 (2 \mu m) (1 \times 10^{-3} A)}{(50 \frac{\mu m}{V^2}) (2.5 - .7)^2} = 24.7 \mu m$$

$$W_p = W_n \left(\frac{W_p}{W_n} \right)$$

$$= (24.7 \mu m) \left(\frac{1}{.395} \right) = 62.5 \mu m$$

c) Sketch and label the voltage transfer characteristic with V_{IL} , V_{IH} , V_{OL} , V_{OH} , V_m . (7pts)



Note: piecewise linear approximation is ok for CMOS inverter.

$$g_{mn} = \sqrt{2 \cdot \mu_n C_{ox} \cdot \frac{W_n}{L_n} \cdot I_0}$$

$$g_{mp} = \sqrt{2 \cdot \mu_p C_{ox} \cdot \frac{W_p}{L_p} \cdot I_0}$$

$$r_{on} = \frac{1}{\lambda_n I_0}$$

$$r_{op} = \frac{1}{\lambda_p I_0}$$

$$A_v = -(g_{mn} + g_{mp})(r_{on} \parallel r_{op})$$

d) What are the values of NM_L and NM_H ? (7pts)

for my $\frac{W}{L}$ values, and $\lambda = 0.1$,

$$g_{mn} = 1.14 \cdot 10^{-3} \text{ S}$$

$$g_{mp} = 1.25 \cdot 10^{-3} \text{ S}$$

$$r_{on} = r_{op} = 10 \text{ k}\Omega$$

$$A_v = \cancel{-11.96} - 11.96$$

$$NM_L = V_{IL} = 2.29 \text{ V}$$

$$V_{IH} = 2.71 \text{ V}$$

$$NM_H = 2.29 \text{ V}$$

$$NM_H = V_{OH} - V_{IH}$$

$$NM_L = V_{IL} - V_{OL}$$

e) Would the noise margins improve if you made the devices longer, while keeping everything else fixed? (Give a yes/no answer and explain it in brief, qualitative terms) (7pts)

assuming symmetrical inverter for simplicity,

$$g_m = \mu C_{ox} \frac{W}{L} (V_m - V_T)$$

$$r_o = \frac{1}{\lambda I_0} = \frac{1}{\lambda \cdot \mu C_{ox} \frac{W}{L} (V_m - V_T)^2}$$

$$\text{so } A_v = g_m r_o = \frac{1}{\lambda (V_m - V_T)}$$

Since $\lambda \propto \frac{1}{L}$, $A_v \propto L$.




low A_v , low NM .



high A_v , high NM

Therefore, increasing L increases A_v , which improves noise margins.


Problem 3 of 3 (35 points)



A CMOS cascode transconductance amplifier and the device data are shown above. There is no backgate effect.

For each of the following questions, make sure that you show the expressions before you plug in the specific values. A correct expression is worth 70% of the credit, even if the numerical calculation is incorrect!

(a) Find the $(W/L)_1$ for M_1 , so that the small signal transconductance $i_{out}/v_s = 1 \text{ mS}$. Assume $R_L = 0 \Omega$ (short circuit output current) for this part. (7pts)



$$\text{Where } R_{out} = \left[\frac{1}{g_{m2}} + g_{m2} R_{02} (r_{01} || R_{cc}) \right] || R_{cc}$$

$$R_{cc} = (1 + g_{m3} r_{04}) r_{03}$$

Source resistance to the CG-stage

Ignore the interstage loss, then $G_m = g_{m1} = \sqrt{2(W/L)} \times \lambda n \times I_{D1}$

$$I_{D1} = \frac{(W/L)_4}{(W/L)_{4B}} I_{REF} = I_{REF} = 100 \mu\text{A}$$

$$\therefore \frac{(W/L)_1}{(W/L)_{4B}} = \frac{g_{m1}^2}{2 \mu_n C_{ox} I_{D1}} = \frac{(1 \text{ m})^2}{2 \times 50 \mu\text{A} \times 100 \mu\text{A}} = 100$$

(b) Calculate the value of V_{BIAS} using the $(W/L)_1$ calculated in part (a) such that $I_{out} = 0A$. (7pts)

Note $I_{D_1} = I_{REF} = 100 \text{ uA}$ if $I_{out} = 0$

$$I_{D_1} = \left(\frac{W}{2L}\right)_1 M_n C_{ox} \cdot (V_{GS1} - V_{Tn})^2$$

$$V_{GS1} = V_{Tn} + \sqrt{\frac{2I_{D_1}}{\left(\frac{W}{L}\right)_1 M_n C_{ox}}} = 0.7 + \sqrt{\frac{2 \times 100 \mu\text{A}}{100 \times 50 \mu\text{A}}} \\ = 0.9 \text{ V}$$

$$\therefore V_{BIAS} = 0.9 \text{ V}$$

(c) Calculate the output resistance of this transconductance amplifier. (7pts)

$$r_{oc} = (1 + g_{m_3} r_{o4}) r_{o3}$$

$$g_{m_3} = \sqrt{2 \left(\frac{W}{L}\right)_3 M_p C_{ox} \cdot (I_{D_3})} = \sqrt{2 \times \frac{40}{1.5} \times 25 \mu\text{A} \times 100 \mu\text{A}} = 365 \mu\text{S}$$

$$r_{o4} = r_{o3} = \frac{1}{\lambda_p (I_{D_3})} = \frac{1}{0.05 \times 100 \mu\text{A}} = 200 \text{ k}\Omega$$

$$r_{oc} = (1 + 365 \mu\text{A} \cdot 200 \text{ k}) \cdot 200 \text{ k} = 14.8 \text{ M}\Omega$$

Note $R_{out} = [r_{o2} + g_{m_2} r_{o2} (r_{o1} \parallel r_{oc})] \parallel r_{oc}$

$$r_{o1} = r_{o2} = \frac{1}{\lambda_n I_{D_1}} = \frac{1}{0.07 \times 100 \mu\text{A}} = 143 \text{ k}\Omega$$

$$\therefore r_{oc} \gg r_{o1}$$

$$R_{out} \approx (r_{o2} + g_{m_2} r_{o2} r_{o1}) \parallel r_{oc}$$

$$g_{m_2} = \sqrt{2 \left(\frac{W}{L}\right)_2 M_n C_{ox} \cdot I_{D_2}} = \sqrt{2 \times \frac{40}{1.5} \times 50 \mu\text{A} \times 100 \mu\text{A}} = 516 \mu\text{S}$$

$$R_{out} = (143 \text{ k} + 516 \mu\text{A} \times 143 \text{ k} \times 143 \text{ k}) \parallel 14.8 \text{ M} \\ = 6.21 \text{ M}\Omega$$

(d) What is the maximum value of the load resistor R_L at which the overall transconductance is degraded by 20% from the original value of 1mS ? (7pts)

$$\text{Overall } \frac{i_{\text{out}}}{V_s} = G_m \cdot \frac{R_{\text{out}}}{R_{\text{out}} + R_L}$$

$$\text{Want } \frac{R_{\text{out}}}{R_{\text{out}} + R_L} \geq 0.8$$

$$\therefore R_L \leq 1.55 \text{ M}\Omega$$

(e) Calculate the maximum voltage swing at the output of this amplifier. (7pts)

First, compute voltages at point A, B and C. (see Graph)

$$\cancel{I_{D4B}} - I_{D4B} = \left(\frac{W}{2L}\right)_{4B} \cdot M_p C_{\text{ox}} (V_{SG_{4B}} + V_{T_P})^2$$

$$\begin{aligned} V_{SG_{4B}} &= \sqrt{\frac{-I_{D4B}}{\left(\frac{W}{2L}\right)_{4B} M_p C_{\text{ox}}}} - V_{T_P} \\ &= \sqrt{\frac{100 \mu}{\frac{40}{2 \times 1.5} \cdot 25 \mu}} + 0.7 = \sqrt{\frac{3}{10}} + 0.7 = 1.25 \text{ V} \end{aligned}$$

$$\therefore V_A = 5 - 1.25 = 3.75 \text{ V}$$

$$V_B = 3.75 - 1.25 = 2.5 \text{ V}$$

$$V_C = V_B = 2.5 \text{ V}$$

We need to keep M_3 and M_2 in saturation

$$V_{DS3} \geq V_{GS3} - V_{T_H} \Rightarrow V_{\text{out}} \geq 2.5 - 0.7 = 1.8 \text{ V}$$

$$V_{DS4} \geq V_{GS4} + V_{T_P} \Rightarrow V_{\text{out}} \leq \cancel{2.5} + 0.7 = 3.2 \text{ V}$$

$$\therefore V_{\text{out}, \min} = 1.8 \text{ V}, \quad V_{\text{out}, \max} = 3.2 \text{ V}$$