


LECTURE 34 (B)

LAST TIME:

CASCODE I SOURCE

$\left\{ \begin{array}{l} r_{oe} \rightarrow H_{VCE} \\ v_{SUP, MIN} \text{ LARGER.} \end{array} \right.$

MULTI-STAGE (COMP. 3)



(3) 6 MOS STAGES
 3 BJT STAGES

2-PART MODEL.

NOT BASIC COMP.

4 & 7 MODELS.

TODAY:


MORE EXAMPLES... CURRENT BUFFER



DC COUPLING.



Using CMOS Stages:



$R_{out3} = R_{out}$

Input resistance: $R_{in} = R_{in1} = \infty$

WHY HUGE GAIN?

Voltage gain (2-port parameter):

$(-g_{m1} R_{out1})(-g_{m2} R_{out2})(\cdot 1)$

Output resistance:

$R_{out} = \left(\frac{1}{g_{m2}}\right) \leftarrow \text{no } g_{m1} \dots v_{sb} = 0$

$A_{v1} \cdot A_{v2} \rightarrow$

WASNT TRUE

University of California at Berkeley

Source

FOR CE, -CE


$$R_{out1} = v_{oc1} / \{ [1 + \beta_1 (r_{e1} || R_{e1})] r_{o1} \} \approx R_{e1} || (R_{o1} / \beta_1)$$

R. F. HEWLETT

Multistage Current Buffers

$$R_{in2} = \frac{1}{g_{m2}}$$

- Are two cascaded common-base stages better than one?



$$R_{in1} = 1/g_{m1}$$

Input resistance: $R_{in} = R_{in1}$

$$A_i = \frac{i_{out}}{i_{in}} \Big|_{R_s = \infty} = (-1) \left(\frac{R_{out1}}{R_{in1} + R_{out1}} \right)$$

$$i_{in2} = [-(-i_{in1})] \left[\frac{R_{out1}}{R_{in2} + R_{out1}} \right]$$

$$i_{out} = -i_{in2}$$

(FIND OUT WHY?)

$$R_{in2} = \frac{1}{g_{m2}}$$




University of California at Berkeley

CB1-CB2

TWO-PORT MODELS

NOT R_{s2} !




$$R_{out} = R_{out2} \cong r_{o2} (1 + g_{m2} r_{\pi 2} \parallel R_{S2}) \parallel r_{oc2}$$

Return:

$$R_{s2} = R_{out1} = r_{oc1} \parallel \{ (1 + g_{m1} r_{\pi 1} \parallel R_{S1}) R_{s1} \}$$

$R_s \rightarrow$ " R_{S2} "

REPLACE with CB_1



$$R_{out} = r_{o2} (1 + g_{m2} r_{\pi 2}) \parallel \left\{ r_{o1} \parallel \left\{ (1 + g_{m1} r_{\pi 1}) r_{o1} \right\} \parallel r_{ce2} \right\}$$

$$R_{S2} = R_{out1}$$

$$R_{out1} = r_{o1} \parallel \left\{ (1 + \beta_0) r_{o1} \right\} \approx r_{o1} \parallel \beta_0 r_{e1} \leftarrow \text{TABLE}$$

$R_S \gg r_{\pi 1}$ (TYPICAL ASSUMPTION)

$$R_{out} = r_{o2} (1 + g_{m2} r_{\pi 2}) \parallel \left\{ r_{o1} \parallel \beta_0 r_{e1} \right\} \parallel r_{ce2}$$

BIG!!


$$= r_{o2} (1 + g_{m2} r_{\pi 2}) \parallel r_{ce2}$$

$$1 + \beta_0 \approx \beta_0$$

$$R_{out} = \beta_0 r_{e1} \parallel r_{ce2}$$

$CG_1 - CG_2$

Common-Gate 2nd Stage



$$R_{out} = R_{out2} \approx r_{o2} (1 + g_{m2} R_{S2}) \parallel r_{oc2}$$

$$R_{S2} = R_{out1} = (1 + g_{m1} R_{S1}) r_{o1} \parallel r_{oc1}$$

100 mΩ

$R_S \gg r_{\pi}$

$$\approx (1 + \beta_0) r_{o1} \parallel r_{oc1}$$

$> 1 \mu S.$
 $\approx 100 r_{o2}$

works.

Summary of Cascaded Amplifiers

General goals:

1. Boost the gain parameter (except for buffers)
2. Optimize the input and output resistances

CHAPTER 8, SEC. 1


	R_{in}	R_{out}
<u>I</u> Voltage:	∞	0
<u>II</u> Current:	0	∞
<u>III</u> Transconductance:	∞	∞
<u>IV</u> Transresistance:	0	0

THIS MAKES DESIGN INTERESTING

Second Design Issue: DC Coupling


Constraint: large inductors and capacitors are not available
 5000 μ H, $C_F = 1 \mu$ F

- Output of one stage is directly connected to the input of the next stage \rightarrow must consider DC levels ... why?



Alternative CG-CC Cascade

Use a PMOS CD Stage: DC level shifts upward




CD₁ ↑
 CC₂
 PMOS VARIANTS


**WEIRD
STAGE.**

CG Cascade: DC Biasing

- Two stages can have different supply currents



Two-Port Model of Common-Gate Cascade with Shared Current Supply



$R_{out1} = R_{down} = (1 + g_{m1} R_{S1}) r_{oc1}$

(R_{S1})

NO r_{oc1}

$R_{out} = R_{up} || R_{down}$

$= r_{oc} || (1 + g_{m1} R_{S1}) R_{S1}$