

# Lecture 35


- Last time:

§ 9.1 – More examples of cascades

- DC coupling issues:

- Today:

- Cascode amplifiers
- Totem pole voltage supplies
- Start: multistage amplifier design examples...



"DC LEVEL SHIFT"

EE 140.

→ CHAPTER 10 NEXT WEEK

WHAT IS 60-300? (MULTISTAGE)

# DC LEVEL SHIFTS

MOS STAGES



	NMOS	PMOS
CS	↑ TYPICAL	↑ TYPICAL
CG	↑	↑
CD	↑ *	↑ *

BJT STAGES

npn


CE	↑
CB	↑
CC	↓ * $\approx 0.7V$

\* PRECISE / KAPOOR  
SHIFT



$$V_{out} = V_{in} - V_{gs}$$


$v_{out}/v_{in} \approx 1$       KNOWN ...  
DESIGN IT!







# The Cascode Configuration



Common source / common gate cascade is one version of a cascode (all have shared supplies)

$V_{GS2} = V_{GS1}$  (CONVENIENCE)  
 DC bias: SELECT  $V_{BIAS}$  SUCH THAT

$$I_{D1} = I_{SUP} = \mu_n C_{ox} \left(\frac{W}{L}\right)_1 (V_{GS1} - V_{TN})^2$$

Two-port model: first stage has no current supply of its own

$$V_{BIAS} = V_{TN} + \sqrt{\frac{2 I_{SUP}}{\mu_n C_{ox} (W/L)_1}} \quad \leftarrow \frac{W}{L} = 200$$

$$= V_{TN} + \sqrt{\frac{100 \mu A}{100 \mu A / \mu^2}} \quad \leftarrow \frac{L}{L} = 1$$

TYPICAL



• WHAT SETS  $V_{G2}$ ?

$$V_{S2} = V_{D1} = V_{G2} - V_{GS2}$$

1.1V

$$V_{OUT,MIN} = V_{S2} + \underbrace{V_{DS2,MIN}}_{?}$$

$$V_{GS2,SET} =$$


$$V_{GS2} - V_{TN} =$$

$$1.1 - 0.1 = 0.1$$

$$V_{G2} - 1.1$$

$$V_{OUT,MIN} = V_{G2} - 1.1 + 0.1$$

$$V_{OUT,MIN} = V_{G2} - 1V$$



$$V_{OUT,MAX} =$$

$$5V - V_{GS2,MIN}$$

$$= 4.5V$$


SYMMETRY  $\Rightarrow$

CHECK ...


$$V_{out\ max} = 4.5V.$$

$$V_{out\ min} = 0.5V. \Rightarrow$$

$$V_{e2} = 1.5V$$



# Cascode Two-Port Model



Output resistance of first stage =  $R_{out, CS^*} = R_{down, CS} = R_{o1}$

→ Why is the cascode such an important configuration?

$$G_m \equiv \frac{i_{out}}{v_{in}} \Big|_{R_L \rightarrow \infty \Omega}$$

$$R_S \rightarrow 0 \Omega$$

$$G_m = +g_{m1}$$

$$i_{out} = -i_{e2}$$


$$i_{e2} = [-g_{m2} v_{in}] \cdot \left[ \frac{R_{o1}}{R_{o1} + 1/g_{m2}} \right]$$



# Miller Capacitance of Input Stage

Find the Miller capacitance for  $C_{gd1}$

→ KILLS THE MILLER EFFECT




Input resistance to common-gate second stage is low → gain across  $C_{gd1}$  is small.

$-g_{m1} [r_{o1} || R_{in2}]$

$C_{in} = C_{gd1} (1 - A_{v, C_{gd1}}) \approx C_{gd1} (1 - (-g_{m1} r_{o1})) = 2 C_{gd1}$


$A_{v, C_{gd1}} = \frac{v_{ds1}}{v_{gs1}} = \frac{v_{ds1}}{v_{gs1}}$



$= -g_{m1} r_{o1} || R_{in2}$

normal  $\approx -100$

# Two-Port Model with Capacitors



Miller capacitance:  $C_M = (1 - A_v C_{gd}) C_{gs1}$

$A_{v,gs1} = \frac{v_{out1}}{v_{in1}} = -g_{m1} [r_{o1} || (1/g_{m2})] \approx -\frac{g_{m1}}{g_{m2}}$

SMALL

$C_M = (1 + \frac{g_{m1}}{g_{m2}}) C_{gd1}$




LARGE

$v_{out} / v_{in} = A_v = -g_{m1} (R_{out} || R_L)$




# Other Cascode Configurations

Basic configuration: transconductance stage followed by current buffer



# Generating Multiple DC Voltages

Stack-up diode-connected MOSFETs or BJTs and run a reference current through them → pick off voltages from gates or bases as references



$$\left[ \begin{aligned} V_{OUT1} &= 0.7V \\ V_{OUT2} &= 0.7V + 1.5 = 2.2V \\ V_{OUT3} &= 2.9V \end{aligned} \right.$$