

Lecture 37

- Last time:
 - Complete “lecture design” of two-stage CMOS transconductance amplifier
- Today: “IMPROVED”
 - CMOS cascode transconductance amplifier design example

OH TUESDAY 9:30-11

STRATEGY

V_{out} or i_{out}

✓ ① FIND THE LIMITS USING

→ TRIODE (SAT BOUNDARY)

→ CURRENT LIMITS.

* THERMAL LIMITS. [FUTURE COURSES....]

PICKING THE LOWEST ONE.


② COMPLETE TRANSFER CURVE

i_{out}

BY

S.S./2-POINT

MODEL



v_{sig} voltage gain.

Limits to Output Voltage

$$\frac{\sqrt{2}}{5} = \frac{1.41}{5}$$

- M_6 will leave saturation when v_{OUT} drops to: 50

$$v_{OUT,MIN} = V^- + V_{DS6,sat} = -2.5 + \sqrt{\frac{2I_{D6}}{\mu_n C_{ox} (W/L)_6}} \quad (50/2)$$

2.22 so

$$= -2.5V.$$

- M_2 will leave saturation when v_{OUT} rises to: 0.73

$$v_{OUT,MAX} = V^+ - V_{SD2,sat} = +2.5 - \sqrt{\frac{2(-I_{D2})}{\mu_p C_{ox} (W/L)_2}}$$

2.12 2.12


$$\approx 2.2V$$

$V_{SD2,sat} = V_{SD2} + V_{Tp}$

~~$-V_{Tp} + \sqrt{\dots}$~~

What about M_4 ?

Output Voltage Swing




- Transistors M_2 and M_6 will limit the output swing

→ **TRANSFER FN.** $V_{OUT} = f(V_{BIAS})$


Output Current Swing

Load resistor: pick $R_L = 25 \text{ k}\Omega$

Output current: $i_{OUT} = -V_{OUT} / R_L$



FIXED:
 $i_{OUT} = i_{D6} - (-i_{D2})$



Limits: **asymmetrical**

M_2 : can increase $-i_{D2}$ **By INPUT**

M_6 : can't increase i_{D6}

$i_{D6} \approx 50 \mu A$

By $M_2 \rightarrow$

Output Current Limits

- Positive output current (negative v_{OUT})

$$i_{OUT,MAX} = i_{D6} - (0) = 50 \mu A = -v_{OUT,MAX} / R_L$$

$$v_{OUT,MAX} = -(50 \mu A)(25k\Omega) = -1.25V$$

(greater than limit set by saturation of M_6)

- Negative output current (positive v_{OUT})
- No limit on current from M_2 , so voltage swing sets current limit

$$i_{OUT,MIN} = -v_{OUT,MAX} / R_L = -(2.18V / 25k\Omega) = -87.2 \mu A$$

Transfer Curves (for $R_L = 25\text{ k}\Omega$)

Loaded voltage gain $= v_{out}/v_{in} = (g_{m1}R_{out1})(g_{m2}R_{out}\parallel R_L) = 490$

down / divid

Loaded transconductance $= i_{out}/v_{in}$

$= (-g_{m1}R_{out1})(g_{m2})/(R_{out} + R_L)$

LOADING


$= -19.5\text{ mS}$

$(\Delta v_{in}) \times 500 = 1\text{ V}$

Big

$\Delta v_{in} = \frac{4}{500} = 8\text{ mV}$

$i_{OUT} [\mu\text{A}]$



current limit

BY TRIODE / SAT

Dept of EECS

University of California at Berkeley


$(A_{VN})(20\text{ mS}) = 200\text{ mA}$
 $A_{VN} = \frac{0.2\text{ mA}}{20\text{ mS}} = 10\text{ mV}$

TRANSCONDUCTANCE**Amplifier Topology**


Goals: R_{in} and R_{out} should be maximized

Common source – common gate cascode makes sense

✓ Share the current supply ... **STACK THEM UP.**




Current Supply Design



Output resistance goal
 requires large r_{oc} →
use cascode current source.

Totem Pole Voltage Supply

DC voltages must be set for the cascode current supply transistors M_3 and M_4 , as well as the gate of M_2 .



CS* - CG
 "SIMPLE STAGE"

Device Sizes

M_1 : select $(W/L)_1 = 200/2$ to meet specified $g_{m1} = 1 \text{ mS}$
 \rightarrow find $V_{BIAS} = 1.2 \text{ V}$
 $I_{D1} = 100 \mu\text{A} = 1 \text{ mS} \times 100 \mu\text{A} = 100 \mu\text{A}$

Cascode current supply devices: select $V_{SG} = 1.5 \text{ V}$
 $(W/L)_4 = (W/L)_{4B} = (W/L)_3 = (W/L)_{3B} = 64/2$

M_2 : select $(W/L)_2 = 50/2$ to meet specified $R_{out} = 10 \text{ M}\Omega$

\rightarrow find $V_{GS2} = 1.4 \text{ V}$

Match M_2 with diode-connected device M_{2B} .

SMALL-SIGNAL!

Assuming perfect matching and zero input voltage,
 what is V_{OUT} ?