#### UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

EE 230A Fall 2013

### Prof. Liu

#### <u>NMOSFET Design Project</u>

Due at 5PM PST on Thursday December 12, 2013

### Introduction

In this project, you will use semiconductor device simulation software (Synopsys' Sentaurus package) to design an n-channel silicon MOSFET with gate length  $L_G = 25$  nm (relevant for the "20 nm generation" of CMOS technology) to meet specified performance requirements within some practical design constraints. The simulator represents the transistor structure as a mesh of points, keeping track of the material properties and net dopant concentration (within a semiconductor material) at each point and self-consistently solving the Poisson equation and continuity equations to find the mobile charge carrier (electron and hole) concentrations, electric field, electric potential and current flow at each point. Analytical models are used to calculate the effective mass and carrier mobilities, and to account for phenomena such as band gap narrowing, generation-recombination, band-to-band (Zener) tunneling and velocity saturation. For a specified device structure and operating conditions (*i.e.* bias voltages and temperature), then, it can derive the terminal currents. If the device structure is described in only two dimensions (as is the case for this project), then the simulator assumes that the device width (*i.e.* the width of the MOSFET channel) is 1 micron.

#### **MOSFET Structure**

The channel region and "body" of the MOSFET are doped p-type with a retrograde profile. To mitigate the short-channel effect, the MOSFET structure comprises shallow n-type source/drain "extension" regions adjacent to the channel region; to mitigate parasitic series resistance, deeper and more heavily doped junctions are used in the regions where metallic contacts are made to the source and drain.



In practice, the n-type source/drain extension (SDE) regions are formed by implantation of dopants into the Si; the gate electrode blocks this implant from reaching the channel region, so that the SDE regions are naturally aligned to the gate electrode edges. The SDE junction depth  $X_J$  is determined by the implantation energy and post-implant thermal annealing conditions. (Annealing at a high temperature – typically greater than 900 degrees Celsius – is necessary to repair the implantation-induced damage to the crystalline lattice, such that dopant atoms reside on Si lattice sites.) Due to lateral "straggle" inherent to the implantation process, and dopant diffusion during the high-temperature annealing step, the channel length L is slightly smaller than the gate length  $L_G$ ; the deeper  $X_J$  is, the smaller L is. The deep n+ source/drain regions are also formed by implantation of dielectric (SiO<sub>2</sub> and/or Si<sub>3</sub>N<sub>4</sub>) "spacers" of length  $L_{SP}$  along the sidewalls of the gate electrode. The spacers serve to block this implant so that the deep source/drain regions are offset from the channel region. The longer  $L_{SP}$  is, the longer the length of the SDE regions (which have higher resistivity than the deep source/drain regions).

### Fixed Design Parameters

Values for the following transistor parameters are fixed (*i.e.* you will not be allowed to adjust them), based on the *International Technology Roadmap for Semiconductors, 2011 Edition* (Process Integration, Devices, and Structures Chapter) which is available online at <u>http://www.itrs.net/Links/2011ITRS/Home2011.htm</u>

- Gate length  $L_G = 25 \text{ nm}$
- Effective oxide thickness  $T_{\text{oxe}} = 0.9 \text{ nm}$
- Gate work function = 4.6 eV (corresponding to titanium-nitride)
- Deep source/drain regions:
  - Dopant concentration vs. depth profile is Gaussian
  - Peak dopant concentration =  $2 \times 10^{20}$  cm<sup>-3</sup>
  - Junction depth (defined as the distance from the Si surface to the depth where the deep source/drain dopant concentration is equal to the body dopant concentration) = 25 nm
- Source/drain extension regions:
  - o Dopant concentration vs. depth profile is Gaussian
  - Peak dopant concentration =  $9 \times 10^{19}$  cm<sup>-3</sup>
- Power supply voltage  $V_{DD} = 0.87 \text{ V}$
- Body bias voltage  $V_{\rm B} = 0$  V.

# Design Task

Your assignment is to co-optimize the retrograde channel/body doping profile parameters ( $N_{\rm S}$ ,  $N_{\rm B}$  and  $T_{\rm Si}$ ), SDE junction depth ( $X_{\rm J}$ ) and spacer length ( $L_{\rm SP}$ ) to meet the following MOSFET performance specifications:

•  $I_{\text{OFF}} \leq 10 \text{ pA per micron channel width.}$ 

•  $I_{ON} \ge 360 \ \mu A$  per micron channel width. with the following practical design constraints:

- $1 \times 10^{15} \text{ cm}^{-3} \le N_{\text{S}}$
- $7 \text{ nm} \le T_{\text{Si}} \le 15 \text{ nm}$
- $N_{\rm B} \le 3 \times 10^{18} \,{\rm cm}^{-3}$
- $15 \text{ nm} \le L_{\text{SP}} \le 30 \text{ nm}$
- $7 \text{ nm} \le X_{\text{J}} \le 15 \text{ nm}$

 $I_{\rm ON}$  is defined to be  $I_{\rm DS}$  for  $V_{\rm GS} = V_{\rm DS} = V_{\rm DD}$ .  $I_{\rm OFF}$  is defined to be  $I_{\rm DS}$  for  $V_{\rm GS} = 0$  V &  $V_{\rm DS} = V_{\rm DD}$ .



Larger  $I_{ON}$  provides for faster (or higher frequency) circuit operation, while lower  $I_{OFF}$  provides for lower static power consumption; therefore, a high  $I_{ON}/I_{OFF}$  ratio is generally desirable. You should explore the trade-offs between  $I_{ON}$  and  $I_{OFF}$  by simulating the transfer characteristic ( $I_{DS}$ *vs.*  $V_{GS}$  curve) for different combinations of values for the three design parameters:

- Increasing  $N_A$  increases  $V_T$  and hence reduces  $I_{OFF}$  (unless  $N_A$  is so large that band-toband tunneling at the drain junction becomes significant) but degrades the effective mobility and hence  $I_{ON}$ .
- Smaller  $X_J$  depth helps to reduce the short-channel effect and hence  $I_{OFF}$  but results in larger parasitic series resistance and hence degrades  $I_{ON}$ .
- Longer spacers help to reduce the influence of the deep source/drain regions on the channel region but result in larger parasitic series resistance.

## **Design Report [80 points]**

For your finalized MOSFET design:

- **1.** [10 pts] Illustrate your MOSFET design, labeling and indicating your values for the design parameters. Describe the process (in a paragraph) by which you arrived at your final design.
- 2. [20 pts] Run the  $I_{DS}-V_{GS}$  simulation for  $V_{DS} = 20$  mV (corresponding to the linear region of operation) and for  $V_{DS} = V_{DD}$  (corresponding to the saturation region of operation) and **plot** the  $I_{DS}-V_{GS}$  curves for  $0 \le V_{GS} \le V_{DD}$ . Manually extract the following performance parameters from the simulation outputs:
  - Minimum subthreshold swing, S.
  - Linear threshold voltage ( $V_{\text{Tlin}}$ ), defined as the value of  $V_{\text{GS}}$  corresponding to  $I_{\text{DS}} = 100 \text{nA} \cdot W/L_{\text{G}} = 4 \,\mu\text{A}$  for  $V_{\text{DS}} = V_{\text{Dlin}} = 20 \,\text{mV}$ .

(Note that the saturation threshold voltage ( $V_{\text{Tsat}}$ ), defined as the value of  $V_{\text{GS}}$  corresponding to  $I_{\text{DS}} = 100\text{nA} \cdot W/L_{\text{G}} = 4 \,\mu\text{A}$  for  $V_{\text{DS}} = V_{\text{DD}}$ , is automatically extracted for you by the simulation package.)

• Drain-induced barrier lowering, in units of mV per Volt, defined as

$$DIBL = (|V_{Tlin}| - |V_{Tsat}|)/(V_{DD} - V_{Dlin})$$

## Summarize your MOSFET design and performance parameters in tabular format:

	0					
NA	$X_{\mathrm{J}}$	L <sub>SP</sub>	I <sub>ON</sub>	IOFF	S	DIBL
$[cm^{-3}]$	$[cm^{-3}]$	$[cm^{-3}]$	[µA/µm]	[µA/µm]	[mV/dec]	[mV/V]
<designed< td=""><td><designed< td=""><td><designed< td=""><td><simulated< td=""><td><simulated< td=""><td><simulated< td=""><td><simulated< td=""></simulated<></td></simulated<></td></simulated<></td></simulated<></td></designed<></td></designed<></td></designed<>	<designed< td=""><td><designed< td=""><td><simulated< td=""><td><simulated< td=""><td><simulated< td=""><td><simulated< td=""></simulated<></td></simulated<></td></simulated<></td></simulated<></td></designed<></td></designed<>	<designed< td=""><td><simulated< td=""><td><simulated< td=""><td><simulated< td=""><td><simulated< td=""></simulated<></td></simulated<></td></simulated<></td></simulated<></td></designed<>	<simulated< td=""><td><simulated< td=""><td><simulated< td=""><td><simulated< td=""></simulated<></td></simulated<></td></simulated<></td></simulated<>	<simulated< td=""><td><simulated< td=""><td><simulated< td=""></simulated<></td></simulated<></td></simulated<>	<simulated< td=""><td><simulated< td=""></simulated<></td></simulated<>	<simulated< td=""></simulated<>
value>	value>	value>	value>	value>	value>	value>

- 3. [20 pts] Run  $I_{DS}$ - $V_{GS}$  simulations with  $V_{DS} = V_{DD}$  (corresponding to the saturation region of operation), for gate length values ranging from 20 nm to 100 nm. Manually extract the saturation threshold voltage ( $V_{Tsat}$ ) for each simulated curve and **plot**  $V_{Tsat}$  vs.  $L_G$  for 20 nm  $\leq L_G \leq 100$  nm to see the short-channel effect.
- 4. [20 pts] Run  $I_{DS}-V_{DS}$  simulations for  $V_{GS} = 0.5$  V,  $V_{GS} = 0.6$  V,  $V_{GS} = 0.7$  V, and  $V_{GS} = 0.8$  V and **plot the**  $I_{DS}-V_{DS}$  curves for  $0 \le V_{DS} \le V_{DD}$ . Does your designed MOSFET exhibit a square-law dependence of saturation current on  $V_{GS}$ ? Explain briefly.
- **5.** [10 pts] Answer the following short-answer questions:
  - a. In an integrated circuit manufacturing process, there is always some statistical variation (*e.g.*  $\pm 10\%$ ) in the actual transistor parameters. Of the three design parameters explored in this project ( $X_J$ ,  $L_{SP}$ , and  $N_A$ ), which one causes the greatest process-induced variation in transistor performance? Why?
  - b. How would you expect  $I_{ON}$ ,  $I_{OFF}$ , S, and  $V_T$  roll-off to change with increasing temperature (*e.g.* to 85°C)?

# **Design Project Presentation [20 points]**

You are required to give a short presentation ( $\sim$ 10 minutes in duration) covering every section of the design report, on 12/10 or 12/12 during the regular lecture timeslot. Students in EE 130 will be welcome to attend and ask questions. Scoring will be based on the following elements:

- Presentation:
  - Organization, clarity and thoroughness [5 pts]
  - o Oral communication skills [5 pts]
- Ability to answer questions:
  - o Accuracy [5 pts]
  - Time efficiency [5 pts]