

**Lecture 24: Slew Rate (revisited), Settling Time, and Power Supply Rejection Ratio**

- **Announcements:**
- HW#10 due Wednesday at 8 a.m.
- Lab#3 (Design Project) due Friday, Dec. 11, at 11:59 p.m.
- I'm on travel, so this is a videotape lecture
- **Lecture Topics:**
  - ↳ Slew Rate (revisited)
  - ↳ Settling Time
  - ↳ Power Supply Rejection Ratio (PSRR)

- 
- **Last Time:**
  - Started 2<sup>nd</sup> pass at Slew Rate
  - Continue this now



**Slew Rate (f/berthe)**

Using Laplace Xform Theory:

$$\frac{V_o}{V_i}(s) = \frac{1}{1 + \frac{s}{\omega_c}} = \frac{1}{1 + s\tau_c} \quad \tau_c = \frac{1}{\omega_c}$$

↳ single (dominant) pole

$$V_i(s) = \frac{V_A}{s}$$

$$V_o(s) = \frac{V_A}{s(1 + s\tau_c)} = \frac{V_A}{s} - \frac{V_A}{s + \frac{1}{\tau_c}}$$

↳ Inverse Laplace Xform → the constant

$$V_o(t) = V_A(1 - e^{-t/\tau_c}) \quad \leftarrow \text{expected response}$$


open loop op amp  
closed loop unity gain buffer

Theoretical Expectation


Reality Why?

slope is too large

Reasons 1st or 2nd stage of op amp cannot source enough current to mimic the slope (or speed) of a fast rising input signal



Ex. If apply a very fast (i.e., high freq., large amplitude) sinusoid:



In terms of design variables:

$$S.R. = \frac{dV_o}{dt} = \frac{I_{xm}}{C_c} = \left[ \frac{I_{xm}}{G_{m1}} \omega_{ult} A_o = S.R. \right]$$

$$C_c = \frac{G_{m1}}{\omega_{ult} A_o} \leftarrow \text{closed-loop gain}$$

$\omega_{ult} = \omega @ |a(j\omega)f| = 1$

To Increase S.R.:

- ① Decrease  $G_{m1}$  ← transconductance of 1st stage
- ② Increase  $\omega_{ult}$  → increase  $\omega_2$   
 ↓ limited by the Xstart freq. range
- ③ Use a larger  $A_o$ , if possible.  
 closed loop gain ↑ (only if permitted by the application)

Increasing S.R. via  $G_m$ -Reduction

① Emitter or Source Degeneration of the Input Stage -

$SR = \frac{2I_1}{G_m} \omega_{ult} A_0$  ←  $I_1$  remains the same

$G_m = \frac{g_m}{1 + g_m R_E} \downarrow \rightarrow SR \uparrow$

Limitations:

- ①  $R_E$  mismatch  $\rightarrow V_{os}$   
 must limit  $V_{RE}$  to limit  $V_{os}$
- ②  $R_E \uparrow \rightarrow$  gain  $\downarrow$  (SR-gain trade-off)
- ③  $R_E$  contributes thermal noise  $\rightarrow$  must limit to preserve the noise performance of the op amp.

② FET Input Devices -

JFETs  $\rightarrow$  can be made in bipolar technology  
 very large  $R_i$

For FET's:  $\frac{g_m}{I_D} \approx \frac{2}{V_{GS} - V_T} \left\{ \begin{array}{l} \sim 0.2V \\ \leftarrow \end{array} \right.$

For BJT's:  $\frac{g_m}{I_C} = \frac{1}{V_T} \left\{ \begin{array}{l} \leftarrow 26mV \\ \leftarrow \end{array} \right.$

FET S.R. =  $\frac{I_D}{g_{mF}} \omega_{ult} = \frac{V_{GS} - V_T}{2} = \frac{V_{GS} - V_T}{2V_T} \cdot \frac{260}{26} \times 10$

BJT S.R. =  $\frac{I_C}{g_{mB}} \omega_{ult}$

Limitations:

- ① High  $V_{os}$ .
- ② Increased voltage noise.  
 (But decreased current noise.)




Figure 8.2-3 Response of second-order system with various phase margins.


Obtain Expressions for:

- ①  $V_{overshoot}$
  - ② Settling Time,  $T_s$
- } as functions of phase margin,  $\phi_m$

• Go through settling time handout

Power Supply Rejection Ratio (PSRR)

In today's mixed-signal ckt:




But for analog ckt, supply noise can be a big issue!



noise not much of a problem for the digital ckt.

Ex. CMOS Differential Input Stage w/ Current Mirror Load




$\frac{v_o}{v_{DD}} \approx 1 \Rightarrow$  supply noise directly seen @ output!

For this example,  $PSRR \approx \frac{g_{m2}(r_{o2} || r_{o4})}{1} = g_{m2}(r_{o2} || r_{o4})$

Definition. Power Supply Rejection Ratio (PSRR)

$$PSRR \triangleq \frac{\text{Gain } f/I \text{ Input to Output}}{\text{Gain } f/I \text{ Supply to Output}} = \frac{A_v(N_{dd}=0)}{A_{dd}(N_i=0)}$$

For more complicated ckt's., much more work is req'd.  
 ↳ to make it easier, use a unity gain configuration  
 ↳ can also get  $PSRR = f(\omega)$



$$N_o = A_v(N_i - N_z) + A_{dd}N_{dd}$$


$$N_o(1 + A_v) = A_{dd}N_{dd} \rightarrow \frac{N_o}{N_{dd}} = \frac{A_{dd}}{1 + A_v} = \frac{1}{\frac{A_v}{A_{dd}}} \approx \frac{1}{PSRR}$$

$$\frac{1}{PSRR} = \frac{N_o}{N_{dd}} \rightarrow PSRR = \frac{N_{dd}}{N_o}$$

Just find this X for fcn to get PSRR  
 when to op amp is hooked in unity gain!

Two-Stage Op Amp PSRR

Want  $PSRR^+ = f(\omega)$   
 ↑  
 freq.



Do brute force network analysis:

$$\begin{aligned} \text{KCL } \textcircled{1}: & G_I N_{dd} = (G_I + sC_c + sC_f)N_1 - (g_{m1} + sC_c)N_o \\ \text{KCC } \textcircled{2}: & (g_{m1} + g_{ds6})N_{dd} = (g_{m1} - sC_c)N_1 + (G_{II} + sC_c + sC_{II})N_o \end{aligned}$$

$$\begin{aligned} G_I &= g_{ds1} + g_{ds4} = g_{ds2} + g_{ds4} \\ G_{II} &= g_{ds6} + g_{ds7} \\ g_{m1} &= g_{m1} = g_{m2} \\ g_{m2} &= g_{m6} \end{aligned}$$

$[g_{ds} = \frac{1}{r_o}]$   
 ↑  
 for saturated device.

Get:

$$\left. \frac{N_{dd}}{N_o} \right|_{\text{closed-loop}} = \frac{N(s)}{D(s)} = \frac{\text{polynomial}}{\text{polynomial}}$$

↳ then use:  $N(s) = 1 + \left(\frac{s}{z_1} + \frac{s}{z_2}\right) + \frac{s^2}{z_1 z_2} \approx 1 + \frac{s}{z_1} + \frac{s^2}{z_1 z_2}$

## Lecture 24w: Slew Rate (revisited), Settling Time, PSRR

$$PSRR^+ = A_{vo}^+ \left[ \frac{(1 + \frac{s}{GB})(1 + \frac{s}{|P_{z1}|})}{(1 + \frac{s}{GB/A_{vo}^+})} \right]$$

where  $GB = \text{Gain BW Product} = \frac{g_{mI}}{C_c}$

$$A_{vo}^+ = \text{DC PSRR}^+ = \frac{g_{mI} g_{mII}}{G_I g_{ds6}}$$

$$|P_{z1}| = \frac{g_{mII}}{C_{II}} \quad \omega_p^+ = \frac{GB}{A_{vo}^+}$$

To maximize PSRR<sup>+</sup>: (@dc) decrease  $g_{ds6}$ , raise  $g_{mII}$

$$PSRR^- = A_{vo}^- \left[ \frac{(1 + \frac{s}{GB})(1 + \frac{s}{|P_{z1}|})}{(1 + \frac{s}{\omega_p^-})} \right]$$

where  $A_{vo}^- = \frac{g_{mI} g_{mII}}{G_I g_{ds7}}$

$$GB = \frac{g_{mI}}{C_c} \quad \omega_p^- = \frac{G_I}{C_c + C_I} \approx \frac{G_I}{C_c}$$

$$|P_{z1}| = \frac{g_{mII}}{C_{II}}$$

To maximize PSRR<sup>-</sup>: ① decrease  $g_{ds7}$   
② increase  $g_{mII} = g_{m6}$

Remarks.

① Since often  $g_{m7} < g_{ds6}$  → often PSRR<sup>-</sup> > PSRR<sup>+</sup> (@dc)

②  $\frac{\omega_p^-}{\omega_p^+} = \frac{G_I/C_c}{g_{mI} C_c} = \frac{g_{mII}}{g_{ds6}}$  → that's quite large  
∴  $\omega_p^- \gg \omega_p^+$

Thus, for an NMOS input op amp, PSRR<sup>-</sup> is often better than PSRR<sup>+</sup>. → in design, need to worry more about PSRR<sup>+</sup>!

③ Some methods for ~~reducing~~ <sup>maximizing</sup> PSRR:

- (i) Use buffer-based zero-cancellation in the compensation loop.
- (ii) Use cascode circuitry, or balanced circuit topologies.
- (iii) Supply-independent biasing.
- (iv) Design strategies to minimize parasitic capacitive feedthrough.