EE 140/240A  Linear Integrated Circuits  
Fall 2019  
Homework 9

1. Topology Search

Given the choice of NMOS or PMOS input stage, and the five different op-amp topologies that we’ve talked about (single-stage 5T diff pair with mirror load, single-stage current mirror, two-stage, telescopic cascode, folded cascode), which combinations are appropriate for the following applications? Assume that the magnitude of the N and P threshold voltages is roughly ±0.6V, and that all overdrive voltages are roughly 0.1V.

(a) bandgap reference as in GLHM Figure 4.46c driving a 100kΩ load

**Solution:**

All structures could drive a 100kΩ load, as load resistance will not affect the DC gain too much. In the bandgap, the input common-mode voltage is about 0.7V and the output voltage is around 1.2V. NMOS input is the easiest choice. While a PMOS input might just work, the input common mode needed is close to the edge with $V_{DD} = 1.6V$. With 0.1V over-drive voltage, all architectures could generate 1.2V output voltage (assume the cascode use high-swing current mirror load).

- Single-stage 5T diff pair with mirror load NMOS + PMOS
- Single-stage current mirror NMOS + PMOS
- Two-stage NMOS + PMOS
- Telescopic cascode NMOS + PMOS
- Folded-cascode NMOS + PMOS

**Rubric:** (10 Points)

- +1: Per correct topology choice
- -1: Per incorrect inclusion

(b) digital voltage regulator with an output of 1V and a supply of between 1.6V and 3.2V. Consider the scenarios with a load NMOS or PMOS device separately.

**Solution:**

For this LDO, with NMOS load, the minimum supply voltage is $1V + 2V_{ov} + V_{tn} = 1.8V$. This will not work with the low-end of the supply range.

With PMOS load, the input common voltage is 1V, and the output voltage is $V_{dd} - V_{ov} - V_{thp} = V_{dd} - 0.7V$. The PMOS input architectures would not work.

**PMOS load:**

- Single-stage 5T diff pair with mirror load NMOS
- Single-stage 5T current mirror NMOS
• Two-stage NMOS
• Telescopic cascode NMOS
• Folded-cascode NMOS

Rubric: (5 Points)
  • +1: Per correct topology choice
  • -1: Per incorrect inclusion

(c) analog voltage regulator with an output of 1.3V and a supply of between 1.6V and 3.2V.
Solution:
Similar as before, only NMOS input architectures work.

PMOS load:
  • Single-stage 5T diff pair with mirror load NMOS
  • Single-stage 5T current mirror NMOS
  • Two-stage NMOS
  • Telescopic cascode NMOS (just work)
  • Folded-cascode NMOS

Rubric: (5 Points)
  • +1: Per correct topology choice
  • -1: Per incorrect inclusion

(d) ADC comparator with an input at 1.25V and a supply at 1.25V.
Solution:
Must use an NMOS input folded cascode, as those are the only ones where the input common mode includes the top rail.

  • Folded cascode NMOS

Rubric: (1 Points)
  • +1: Per correct topology choice
  • -1: Per incorrect inclusion

(e) variable gain amplifier with an input at 0V and a supply at 1.25V.
Solution:
Must use a PMOS input amplifier to include the bottom rail in the input common mode range.

  • Folded cascode PMOS

Rubric: (1 Points)
  • +1: Per correct topology choice
  • -1: Per incorrect inclusion
2. Telescopic

Design a telescopic cascode op-amp with a 2V supply, 200 uA tail current and overdrive voltages of roughly 100 mV. Assume the simplest biasing as discussed in class (3 stacked current mirrors). Use the results of your Lab 4 device characterization, and low Vt devices with 1 um channel lengths.

(a) Draw a schematic, showing device sizes and currents, and node bias points.

**Solution:**

![Schematic](image)

From Lab4/Lab5 simulation, we get (you might get different numbers, and it’s totally fine)

<table>
<thead>
<tr>
<th></th>
<th>$V_{th}$</th>
<th>$\lambda @ L = 1\mu m$</th>
<th>$\mu C_{ox}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>ne</td>
<td>0.65V</td>
<td>0.14 1/V</td>
<td>140\mu A/V$^2$</td>
</tr>
<tr>
<td>nel</td>
<td>0.35V</td>
<td>0.16 1/V</td>
<td>150\mu A/V$^2$</td>
</tr>
<tr>
<td>pe</td>
<td>0.65V</td>
<td>0.09 1/V</td>
<td>30\mu A/V$^2$</td>
</tr>
<tr>
<td>pel</td>
<td>0.30V</td>
<td>0.15 1/V</td>
<td>60\mu A/V$^2$</td>
</tr>
</tbody>
</table>

For M1 to M4, $\frac{W}{L} = \frac{I_{tail}}{\mu C_{ox} V_{ov}}$

For Mb, $\frac{W}{L} = \frac{2E_{sat}}{\mu C_{ox} V_{ov}}$

<table>
<thead>
<tr>
<th></th>
<th>$\frac{W}{L} (\frac{\mu m}{\mu m})$</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1A/B</td>
<td>133/1</td>
</tr>
<tr>
<td>M2A/B</td>
<td>133/1</td>
</tr>
<tr>
<td>M3A/B</td>
<td>333/1</td>
</tr>
<tr>
<td>M4A/B</td>
<td>333/1</td>
</tr>
<tr>
<td>Mb</td>
<td>267/1</td>
</tr>
</tbody>
</table>
(b) Make a table with device $g_m$ and $r_o$  

**Solution:** For M1 to M4, $g_m = \frac{I_{tail}}{V_{ov}}$, $r_o = \frac{2}{X_{tail}}$  
For Mb, $g_m = \frac{3I_{tail}}{V_{ov}}$, $r_o = \frac{1}{X_{tail}}$

<table>
<thead>
<tr>
<th>Device</th>
<th>$g_m$ (mS)</th>
<th>$r_o$ (Ω)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1A/B</td>
<td>2</td>
<td>63K</td>
</tr>
<tr>
<td>M2A/B</td>
<td>2</td>
<td>63K</td>
</tr>
<tr>
<td>M3A/B</td>
<td>2</td>
<td>66K</td>
</tr>
<tr>
<td>M4A/B</td>
<td>2</td>
<td>66K</td>
</tr>
<tr>
<td>Mb</td>
<td>4</td>
<td>31K</td>
</tr>
</tbody>
</table>

(c) Estimate the output impedance, transconductance, and gain of the op-amp  

**Solution:**

$$R_{out} = \left( r_o3 + r_o4 + g_m3r_o3r_o4 \right) \left| \left( r_o1 + r_o2 + g_m2r_o1r_o2 \right) \right| \approx g_m3r_o3r_o4 \approx 4M\Omega$$

$G_m = g_{m1} = 2mS$

$Gain = G_mR_{out} = 8k\ V$

(d) Plot the output swing vs. common mode input range (box plot from previous homework)  

**Solution:** To keep all transistor in saturation, input common mode

$V_{cm, min} = 2V_{ov} + V_{tn} = 0.55V$

$V_{cm, max} = 0.75 + V_{tn} = 1.1V$

and output range is

$V_{out, min} = 1.2 - V_{tn} = 0.85V$

$V_{out, max} = 1.2 + V_{tp} = 1.5V$

(e) Could you have made this topology with regular Vt devices?  

**Solution:**
With regular Vt devices, minimum Vdd is

\[ V_{dd_{min}} = V_{ov} + V_{tn,regular} + 2V_{ov} + 2V_{tp,regular} = 2.45V > 2V \]

We cannot use regular Vt devices design this amplifier.

3. **Telescopic with high-swing current mirror**

Repeat the previous problem but with a high-swing current mirror and input-tracking NMOS cascode biasing. Compare the gains. Why are they different?

(a) Draw a schematic, showing device sizes and currents, and node bias points.

**Solution:**

![Diagram](image)

Use the MOS parameters from Q2. Usually, we want to make the current going to input-tracking NMOS cascode biasing being very small. Here, we neglect the current going to the cascode biasing branch.

For M1 to M4, \( \frac{W}{L} = \frac{I_{out}}{\mu C_{ox}V_{dd}} \)

For Mb, \( \frac{W}{L} = \frac{2I_{out}}{\mu C_{ox}V_{dd}} \)

<table>
<thead>
<tr>
<th>Device</th>
<th>( \frac{W}{L} )</th>
<th>( \frac{\mu m}{\mu m} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1A/B</td>
<td>133/1</td>
<td></td>
</tr>
<tr>
<td>M2A/B</td>
<td>133/1</td>
<td></td>
</tr>
<tr>
<td>M3A/B</td>
<td>333/1</td>
<td></td>
</tr>
<tr>
<td>M4A/B</td>
<td>333/1</td>
<td></td>
</tr>
<tr>
<td>Mb</td>
<td>267/1</td>
<td></td>
</tr>
</tbody>
</table>
(b) Make a table with device \( g_m \) and \( r_o \)

**Solution:**

For M1 to M4,  
\[
g_m = \frac{I_{twl}}{V_{ov}}, \quad r_o = \frac{2}{I_{twl}}
\]

For Mb,  
\[
g_m = \frac{2I_{wl}}{V_{ov}}, \quad r_o = \frac{1}{I_{wl}}
\]

<table>
<thead>
<tr>
<th>Device</th>
<th>( g_m ) (mS)</th>
<th>( r_o ) (Ω)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1A/B</td>
<td>2</td>
<td>63K</td>
</tr>
<tr>
<td>M2A/B</td>
<td>2</td>
<td>63K</td>
</tr>
<tr>
<td>M3A/B</td>
<td>2</td>
<td>66K</td>
</tr>
<tr>
<td>M4A/B</td>
<td>2</td>
<td>66K</td>
</tr>
<tr>
<td>Mb</td>
<td>4</td>
<td>31K</td>
</tr>
</tbody>
</table>

(c) Estimate the output impedance, transconductance, and gain of the op-amp

**Solution:**

\[
R_{out} = \left( r_{o3} + r_{o4} + g_m r_o r_{o4} \right) \left( r_{o1} + r_{o2} + g_m r_o r_{o2} \right) \approx g_m r_o r_{o4} \left| g_m r_o r_{o2} \right| \approx 4M\Omega
\]

\[
G_m = g_m = 2mS
\]

\[
Gain = G_m R_{out} = 8k \frac{V}{V}
\]

Wait, actually, \( \lambda \) will be different under different \( V_{ds} \)'s. When \( V_{ds} \) drop to \( V_{ov} \), \( \lambda \) will increase and the gain will drop.

(d) Plot the output swing vs. common mode input range (box plot from previous homework)

**Solution:**

To keep all transistor in saturation, input common mode

\[
V_{cm,min} = 2V_{ov} + V_{tn} = 0.55V
\]

\[
V_{cm,max} = 1.6 + V_{tn} - V_{ov} = 1.85V
\]

and output range is

\[
V_{out,max} = V_{dd} - 2V_{ov} = 1.8V
\]

\[
V_{out,min} = V_{cm} + V_{ov} - V_{tn} = V_{cm} - 0.25V
\]
(e) Could you have made this topology with regular Vt devices? **Solution:**

With regular Vt devices, minimum Vdd is
\[ V_{dd_{min}} = 3V_{ov,n} + V_{ov,p} + V_{tp,regular} = 1.05V < 2V \]
We can use regular Vt devices in this amplifier.

(f) Compare the gains. Why are they different? **Solution:**

With larger \( \lambda \), the gain and output resistance are smaller than previous circuit, but the output swing and input common-mode voltage range become larger.
This is a trade-off between gain and input common-mode range as well as output swing.

4. **Telescopic with high-swing current mirror, regular vt devices.**
Repeat the previous problem, but with regular Vt devices.

(a) Draw a schematic, showing device sizes and currents, and node bias points.

**Solution:**
Use the same table as previous question, but regular devices.

For M1 to M4, \( W = \frac{I_{tail}}{\mu C_{ox} V_{ov}} \)

For Mb, \( W = \frac{2 I_{tail}}{\mu C_{ox} V_{ov}} \)

<table>
<thead>
<tr>
<th>Device</th>
<th>( \frac{W}{L} ) (( \mu m )/( \mu m ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1A/B</td>
<td>143/1</td>
</tr>
<tr>
<td>M2A/B</td>
<td>143/1</td>
</tr>
<tr>
<td>M3A/B</td>
<td>667/1</td>
</tr>
<tr>
<td>M4A/B</td>
<td>667/1</td>
</tr>
<tr>
<td>Mb</td>
<td>286/1</td>
</tr>
</tbody>
</table>

(b) Make a table with device \( g_m \) and \( r_o \)

**Solution:**

For M1 to M4, \( g_m = \frac{I_{tail}}{V_{ov}}, \ r_o = \frac{2}{x L_{ idle}} \)

For Mb, \( g_m = \frac{2 I_{tail}}{V_{ov}}, \ r_o = \frac{1}{x L_{ idle}} \)
(c) Estimate the output impedance, transconductance, and gain of the op-amp

Solution:

\[
R_{\text{out}} = (r_o3 + r_o4 + g_m3r_o3r_o4)||(r_o1 + r_o2 + g_m2r_o1r_o2) \approx g_m3r_o3r_o4||g_m2r_o1r_o2 \approx 7M\Omega
\]

\[G_m = g_{m1} = 2\text{mS}\]

\[\text{Gain} = G_mR_{\text{out}} = 14\text{ k}\Omega\]

(d) Plot the output swing vs. common mode input range (box plot from previous homework)

Solution: To keep all transistor in saturation, input common mode

\[V_{\text{cm,min}} = 2V_{ov} + V_{tn} = 0.85V\]

\[V_{\text{cm,max}} = 1.25 - V_{ov} + V_{tn} = 1.8V\]

and output range is

\[V_{\text{out,max}} = V_{dd} - 2V_{ov} = 1.8V\]

\[V_{\text{out,min}} = V_{cm} + V_{ov} - V_{tn} = V_{cm} - 0.55V\]

(e) Compare the gains. Why are they different? Solution:

Compared with lvt devices, the gain and output resistance are larger than previous circuit, but the output swing becomes smaller. The input common-mode range also becomes smaller.

5. PMOS Input Folded Cascode

For the PMOS-input folded cascode op-amp below, assume the quadratic model with the following process specs:
• $\mu_n C_{ox} = 2\mu_p C_{ox} = 200\mu A$
• $\lambda = 0.1 V^{-1}$
• $V_{in} = -V_{tp} = 0.3 V$
• $V_{DD} = 2 V$
• $C_{ox} = 5 \frac{F}{\mu m}$
• $C_{ol} = 0.5 \frac{F}{\mu m}$

(a) Calculate and tabulate:

   i. the overdrive voltage and current in all devices. For this step you may assume that $\lambda = 0$. The simplest order may be Mb1 through Mb6, then M1 through M5.

   **Solution:**

   We'll start with Mb1 and work our way through devices

   $$I_{D,b1} = \frac{1}{2} \mu_n \frac{W}{L} C_{ox} V_{ov}^2$$

   $$100 = \frac{1}{2} \times 200 \times \frac{100}{1} \times V_{ov}^2$$

   $$V_{ov,b1} = 0.1 V$$

   Note that Mb5 is $\frac{10}{1}$—a factor of 10 smaller than the other devices! For the same current, it needs an overdrive $\sqrt{10} \times$ larger than its $\frac{100}{1}$ brethren
ii. Calculate the bias voltages on all nodes, assuming \( V_{\text{in,CM}} = 1 \text{V} \). Specifically: tail, G2, G3, G5, Gb6, S3B, S4AB, and out.

**Solution:**
This one is really a lot of \( V_{GS} = V_t + V_{ov} \) (for the NMOS—switch signs for PMOS).

<table>
<thead>
<tr>
<th>Node</th>
<th>Voltage (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>tail</td>
<td>1.4</td>
</tr>
<tr>
<td>G2</td>
<td>0.4</td>
</tr>
<tr>
<td>G3</td>
<td>0.62</td>
</tr>
<tr>
<td>G5</td>
<td>1.6</td>
</tr>
<tr>
<td>Gb6</td>
<td>1.6</td>
</tr>
<tr>
<td>S3B</td>
<td>0.22</td>
</tr>
<tr>
<td>S4A/B</td>
<td>1.6</td>
</tr>
<tr>
<td>out</td>
<td>1.2</td>
</tr>
</tbody>
</table>

iii. the \( g_m \) and \( r_o \) parameters for M1 through M5.

**Solution:**
Assuming our devices are in saturation,

\[
g_m = \frac{2I_D}{V_{ov}} \quad \text{and} \quad r_o = \frac{1}{\lambda I_D}
\]

<table>
<thead>
<tr>
<th>Device</th>
<th>( g_m ) (mS)</th>
<th>( r_o ) (M\Omega)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1</td>
<td>2</td>
<td>0.1</td>
</tr>
<tr>
<td>M2</td>
<td>4</td>
<td>0.05</td>
</tr>
<tr>
<td>M3</td>
<td>2</td>
<td>0.1</td>
</tr>
<tr>
<td>M4</td>
<td>2</td>
<td>0.1</td>
</tr>
<tr>
<td>M5</td>
<td>2</td>
<td>0.1</td>
</tr>
</tbody>
</table>

**Rubric:** (40 Points)
(b) Calculate $G_m$, $R_o$, and $A_{v0}$

**Solution:**

\[ G_m \approx g_{m1} \]
\[ R_o = R_{o,up} || R_{o,down} \approx (g_{m4}r_{o5}r_{o4}) || (g_{m3}r_{o3}(r_{o2}||r_{o1})) = (20\,\text{M}\Omega) || (6.67\,\text{M}\Omega) \]
\[ |A_{v0}| = G_mR_o \]
\[ G_m = 2\text{mS} \]
\[ R_o = 5\text{M}\Omega \]
\[ |A_{v0}| = 10,000\,\frac{\text{V}}{\text{V}} \]

**Rubric:** (3 Points)

* +1: Per correct answer

(c) Calculate the input common mode range and output swing.

**Solution:** Calculating the input common mode range:

\[ V_{iCM,\text{max}} = V_{DD} - V_{ov5} - V_{SG1} = 1.5\text{V} \]
\[ V_{iCM,\text{min}} = V_{S3} - V_I = -0.08\text{V} \]

Calculating the output swing:

\[ V_{out,\text{max}} = V_{DD} - V_{SG5} - V_{ov4} = 1.5\text{V} \]
\[ V_{out,\text{min}} = V_{G3} - V_I = 0.32\text{V} \]

\[ V_{iCM} \in [-0.08, 1.5]\text{V} \]
\[ V_{out} \in [0.32, 1.5]\text{V} \]

**Rubric:** (8 Points)
(d) What is the minimum voltage that could be used on the gates of M3AB to still keep M2AB in saturation? If you used that voltage, what is the new input common mode range and output swing? How would you change the size of Mb5 to achieve that voltage?

**Solution:**

\[ V_{G3,\text{min}} = V_{ov2} + V_{GS3} \]
\[ = 0.5V \]

For the common mode range and swing:

\[ V_{ICM,\text{max}} = V_{DD} - V_{ov5} - V_{SG1} \]
\[ = 1.5V \text{ (no change)} \]
\[ V_{out,\text{max}} = V_{DD} - V_{SG5} - V_{ov4} \]
\[ = 1.5V \text{ (no change)} \]

\[ V_{ICM,\text{min}} = V_{S3} - V_{l} \]
\[ = V_{G3} - V_{GS3} - V_{l} \]
\[ = -0.2V \]
\[ V_{out,\text{min}} = V_{G3} - V_{l} \]
\[ = 0.2V \]

And finally to change the sizing of Mb5 to get that voltage:

\[ V_{ovb5} = V_{G3} - V_{l} \]
\[ = 0.2V \]

\[ I_{Db5} = \frac{1}{2}\mu C_{ox} \frac{W}{L} V_{ovb5}^2 \]
\[ \frac{W}{L} = \frac{2I_{Db5}}{\mu C_{ox} V_{ovb5}^2} \]
\[ = 25 \]

which makes sense since to sink the same current with twice the overdrive requires a size down of 4× relative to the larger device.

\[ V_{G3,\text{min}} = 0.5V \]
\[ V_{ICM} \in [-0.2, 1.5]V \]
\[ V_{out} \in [0.2, 1.5V]V \]
\[ \left( \frac{W}{L} \right)_{b5} = 25 \frac{1}{1} \]

**Rubric:** (7 Points)

* +1: Correct method for \( V_{G3,\text{min}} \)
* +1: Correct numerical value for \( V_{G3,\text{min}} \)
• +1: Per correct boundary of input common mode and output swing given $V_{G3}$ (4×)
• +1: Correct change in sizing

(e) If the load capacitance is roughly 1pF (roughly the same as the input capacitance),

i. what are the pole and unity gain frequencies?

**Solution:**
We have a dominant pole

$$\omega_p = \frac{1}{R_o C_L}$$
$$= \frac{1}{5 \text{M} \Omega \times 1 \text{pF}}$$
$$= 0.2 \times 10^6 \text{rad/s}$$

$$\omega_u = \frac{G_m}{C_L}$$
$$= \frac{2 \text{mS}}{1 \text{pF}}$$
$$= 2,000 \times 10^6 \text{rad/s}$$

**Rubric:** (2 Points)
• +1: Correct $\omega_p$
• +1: Correct $\omega_u$

ii. what is the phase margin in unity gain?

**Solution:**
To calculate the phase margin we should first calculate non-dominant poles and zeros. The two diode connections give 2 poles and a zero while the cascode contributes one non-dominant pole. The respective values are as shown:

$$\omega_{p,\text{cascode}} = \frac{g_{m3}}{C_{gs,3}}$$
$$= \frac{g_{m3}}{\frac{1}{2} W_3 L_3 C_{ox} + W_2 C_{ol}}$$
$$= \frac{2,000 \mu \text{S}}{\frac{5}{2} \times 100 \times 1 \times 5 \text{fF} + 100 \times 0.5 \text{fF}}$$
$$= 5.22 \times 10^6 \text{rad/s}$$
ω_{p,\text{mirror},1,2} = \frac{g_{m5} \sqrt{2}}{2C_{g5,5}}
= 1.3 \times 10^9 \text{rad/s}
\omega_{z,\text{mirror}} = \frac{g_{m5} \sqrt{2}}{\sqrt{2}C_{g5,5}}
= 1.84 \times 10^9 \text{rad/s}

Calculating the phase margin can be found as
\phi_{PM} = 180 - \tan^{-1} \left( \frac{\omega_u}{\omega_p} \right) - 2 \tan^{-1} \left( \frac{\omega_u}{\omega_{p,\text{mirror}}} \right) + \tan^{-1} \left( \frac{\omega_u}{\omega_{z,\text{mirror}}} \right) - \tan^{-1} \left( \frac{\omega_u}{\omega_{p,\text{cascode}}} \right)
\approx -8^\circ

using the small angle approximation.

$$\phi_{PM} \approx -8^\circ$$

Rubric: (7 Points)
• +1: Per correct method for calculating a non-dominant pole or zero (4×)
• +5: Correct method for calculating phase margin
• +1: Correct numerical value of phase margin

iii. what are the frequencies of the pole/zero doublets from the current mirror?

Solution:
See above.

Rubric: (2 Points)
• +1: Per correct answer

(f) (EE240A) How does the performance for the amplifier above change

i. if the bias current drops to 1µA and all devices are biased at roughly \( V_{gs} = V_t \)?

Rubric: (4 Points)
• +2: Estimated change in gain
• +2: Estimated change in bandwidth, phase margin

ii. if the bias current remains 100µA, but the length of all devices is changed to 14nm, and the widths vary from 200nm to 400nm as appropriate for a current density of \( 0.5 \text{mA/um} \)? Assume that the load capacitance is comparable to the input capacitance (which is...?).

Rubric: (4 Points)
• +2: Estimated change in gain
• +2: Estimated change in bandwidth, phase margin

6. Continuing...

To increase the positive output swing of the previous amplifier,

(a) redraw the PMOS current mirror M4AB, M5AB as a high-swing cascode current mirror, as in Figure 5.18b in Razavi (5.13b in the 1st edition), but PMOS.

Solution:
This presents a couple of issues:

• What is the “right” value of $V_{BP}$ (especially across supply and temperature)
• How to generate $V_{BP}$?

**Rubric:** (1 Points)

• +1: Correctly redrew the figure as PMOS

(b) Generate $V_b$ ($V_{G4}$) using something like Mb5 above, but PMOS. What current source do you use? What gate voltage biases it? What $(W/L)$ do you use for all devices, and why?

**Solution:** There are a few different ways to achieve this. The first way is generating $V_{BP}$ independent of the actual mirror with something like so:

$$V_{BP} = V_{DD} - V_{SG,Mb}$$

$$= V_{DD} - \left( \sqrt{\frac{2I_D}{\mu p C_{ox} W L}} + V_{tp} \right)$$

$$= V_{DD} - (2V_{ov} + V_t)$$

$$\left( \frac{W}{L} \right)_{Mb} = \frac{1}{4} \times \left( \frac{W}{L} \right)_{4}$$

Alternatively, you can resort to what’s known as the self-biased mirror:
where

\[ V_{\text{bot}} = V_{SGAB} + V_{ov} \]
\[ = V_{\text{top}} + I_{\text{REF}} R_b \]

To have the same \( I_{\text{REF}} = I_O \), \( M4A = M4B = M5A = M5B \), so

\[ V_{SGAB} = V_{SG5A} = V_{\text{top}} \]

and so to remain in saturation,

\[ R_b \leq \frac{V_{ov}}{I_{\text{REF}}} \]

**Rubric:** (4 Points)

- +1: Some viable circuit
- +3: Indication of restrictions associated with the biasing circuit (e.g. current sources, gate voltage, device sizing)

(c) **(EE240A)** Generate \( V_b \) from the circuit suggested in 5.19b in Razavi. What value for \( \left( \frac{W}{L} \right)_5 \) in that figure is needed?

**Solution:**

For reference, the topology:
We know $V_{\text{OUT}} = 1.2\text{V}$, meaning $V_{ov5} = 0.5\text{V}$. To sink the same amount of current as in the previous subparts, we consider the ratio of the new $V_{ov}$ and the old one. If it increases by a factor of 5, the size needs to decrease by a factor of 25 to sink the same amount of current as before, so

\[
\left( \frac{W}{L} \right)_5 = \frac{8}{1}
\]

**Rubric:** (2 Points)

- +2: Correctly solved for $\left( \frac{W}{L} \right)_5$

### 7. Regulator Feedback

In Figure 2 of this Analog Devices discussion on voltage regulators: [https://www.analog.com/en/design-center/landing-pages/001/fundamentals-of-ldo-design-and-applications.html](https://www.analog.com/en/design-center/landing-pages/001/fundamentals-of-ldo-design-and-applications.html)

(a) Estimate the low-frequency loop gain $T$ in terms of the op-amp voltage gain $A_{v0}$, $g_m$ of the pass transistor, and load resistance $R_L$ (not shown in the figure).

**Solution:**
To find $T$, we need to break the loop at a point where all feedback loops are broken and find the gain from one side of the break back around to the other side of the break.
In the diagram above, we’ve broken the loop and we need to find the voltage gain from $V_+$ to the other side of the loop break.

\[ T = A_v\alpha g_m (r_o||R_L||(R_1 + R_2)) \times \frac{R_2}{R_1 + R_2} \]

**Rubric:** (5 Points)
- +1: Broke loop at a point which actually broke the feedback loop
- +2: Correct method (and direction) for calculating loop gain
- +2: Correct final answer

(b) Why does the SENSE value connect to the positive input of the op-amp? Is this positive feedback?

**Solution:**

This is not positive feedback! The reason it’s connected to the positive input of the op amp is because the MOSFET at the output of the op amp introduces an inversion in the feedback loop.

**Rubric:** (1 Points)
- +1: Correct answer and explanation

8. **Programmable Gain Amplifier**

For the circuit in figure 13.43 in Razavi (6.9 in GHLM)

(a) What ratios of $C_2$ to $C_1$ are needed to make a variable gain amplifier with gain equal to any integer between 1 and 8?

**Solution:**

In the first phase, we calculate the (positive) charge at the negative input of the amplifier.

\[ Q_X = C_1 (-V_{in}) \]
In the second phase, we calculate the charge on the same node

\[ Q_X = C_2(-V_{out}) \]

And since charge is conserved,

\[ \frac{V_{out}}{V_{in}} = \frac{C_1}{C_2} \]

If \( C_2 = C_0 \), we need \( C_1 \) to fall in \( \{C_0, 2C_0, \ldots, 8C_0\} \).

**Rubric:** (2 Points)
- +1: Correct expression of voltage gain
- +1: Correct answer of ratios

(b) For a given open-loop op-amp gain \( A \), which of the closed-loop gains above has the worst gain error? (you may assume that \( C_P = 0 \))

**Solution:**

The gain error is given by \( \varepsilon_{gain} = -\frac{1}{A_0 f} \) where the feedback factor \( f \) is related to \( A_v \) by \( f = \frac{1}{A_v} - \frac{1}{A_0} \). Thus, \( \varepsilon_{gain} \) has the largest magnitude when \( f \) is smallest, which happens when \( A_v = 8 \).

The highest closed loop gain \( A_v = 8 \text{V/V} \)

**Rubric:** (2 Points)
- +1: Correct method for calculating gain error
- +1: Correct answer

(c) If the desired closed-loop gain accuracy is 0.4% regardless of gain setting, what is the minimum open-loop gain necessary for the op-amp?

**Solution:** Looking to the worst case, we can solve

\[
\frac{1}{A_0 f} \leq 0.004 \\
\frac{1}{A_0} - 1 \leq 0.004 \\
A_0 \geq A_v \left( \frac{1}{0.004} + 1 \right) = 2008
\]

\[ A_0 \geq 2008 \text{V/V} \]

**Rubric:** (2 Points)
- +1: Correct equation for loop gain
- +1: Correct numerical answer given your answer about the highest closed loop gain
(d) If the amplifier must settle to within 0.4% of the correct value within 10µs, what is the minimum unity gain bandwidth of the op-amp?

**Solution:**
For fractional settling error of a single-pole system, we have

\[ \varepsilon_{\text{settle}} = e^{-\frac{t}{\tau}} \]

So for a settling time \( t_s = 10\mu s \) and an error \( \varepsilon_{\text{settle}} = 0.004 \), we can solve for \( \tau \)

\[
\tau = \frac{t_s}{\ln \left( \frac{1}{\varepsilon_{\text{settle}}} \right)} \\
\approx 1.8\mu s
\]

Here we assume a single-pole system where the unity gain bandwidth is the gain-bandwidth product

\[
\omega_u = A_{v0} \times \frac{1}{\tau} \\
\approx 4.4 \text{ Mrad/s}
\]

\[ \omega_u \geq 4.4 \text{ Mrad/s} \]

**Rubric:** (2 Points)
- +1: Correct method
- +1: Correct final numerical answer

9. More Folded Cascode (EE240A)

For the folded cascode above, how does performance change

(a) if the bias current drops to 1µA and all devices are biased at roughly \( V_{GS} = V_t \)?

**Rubric:** (4 Points)
- +1: Gain should increase
- +1: Quantitative analysis of how gain increases
- +1: Bandwidth should decrease
- +1: Quantitative analysis of how bandwidth should decrease

(b) if the bias current remains at 100µA, but the length of all devices is changed to 14nm, and the widths vary from 200nm to 400nm as appropriate for a current density of 0.5mA/µm? Assume the load capacitance is comparable to the input capacitance (which is?).

**Rubric:** (6 Points)
- +2: Estimated input capacitance
- +2: Description of how gain will change with reasonable explanation
- +2: Description of how bandwidth will increase with reasonable explanation