

Project

terms of 3 - prefer 140/240 segregation meetings next week



Switched Caps


Capacitor basics

Setting


PGA

ADC

switches



Last time



what is "f"?

$$\frac{C_f}{C_i + C_f}$$

what is  $A_{CL}$ ? (from where to where?)

$$\frac{C_i + C_f}{C_f} = 1 + \frac{C_i}{C_f}$$

not  $\frac{C_i}{C_f}$  or  $-\frac{C_i}{C_f}$  (which is the SC gain)

Capacitors

$$Q = CV$$


actually  $Q_+ = CV$

$$Q_- = -Q_+$$

Real caps have parasitics - cap to ground - series R - parallel R

we ignore (240B)

touch, remove



what is the time response?




how many  $\tau$  for 0.1% settling?

$$7\tau$$

$$\tau = \frac{1}{\omega_{pCL}}$$

$$\omega_{pCL} = f_{wh}$$



negative gain  
need negative supply

what if I could flip  $C_i$  upside down?




$$Q_{f, \phi_2} = -Q_{i-, \phi_1}$$

$$= C_i V_i$$

$$V_0 = + \frac{C_i}{C_f} V_i$$

$$Q_{i+, \phi_1} = -C_i V_i$$




Programmable Gain Amplifier

$$X=0, Y=1 \quad A = \frac{C_i}{C_f}$$

$$X=1, Y=0 \quad A = \frac{2C_i}{C_f}$$

$$X=1, Y=1 \quad A = \frac{3C_i}{C_f}$$



do we need this one?

no

$$Q_{i+, \phi_1} = C_i V_i \quad Q_{f+, \phi_1} = 0$$



$$Q_{i-, \phi_2} = 0 \quad Q_{f-, \phi_2} = -C_i V_i$$

Amp specs


- wa st. set 72 settings in ADC input
- load cap is ADC input
- input common mode includes ground
- output swing to 0 - huh...?
- denom  $\phi_+$ , and driv  $\phi_+$



Switches

consider  $\phi_1$   
 $[0, V_{DD}]$

$$\frac{dV_c}{dt} = \frac{I_0}{C} = \frac{1}{C} \left\{ \begin{matrix} \mu_n C_{ox} \\ \mu_{n,eff} \end{matrix} \right\}$$




blat blat blab



$V_s$  charging  $V_{GS} = V_{DD} - V_i$

$$I_D = \mu_n C_{ox} \frac{W}{L} (V_{DD} - V_i - V_t - \frac{1}{2} V_{DS}) V_{DS}$$

$$R_{on} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_i - V_t)}$$



paperus  
 $R_{on}$  calc

Body effect makes this worse ( $V_t$  bigger w/  $V_{SB} > 0$ )



$$R_{on} = \frac{V_{DS}}{I_{DS}} = \frac{V_{DS}}{\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_t - \frac{1}{2} V_{DS}) V_{DS}}$$

$$\approx \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_t)}$$




spend most of the settling time in the lower left corner. So that is the slope that matters need to settle to  $\approx 1$  LSB

NMOS devices will not pull above  $V_{DD} - V_{th}$   
 PMOS devices will








Pull up NMOS  
 Pull up PMOS  
 could be either; butterfly




Analogy MUX



Builds Blocks: CAP DAC



ADC



$1 \text{ LSB} = \frac{V_{ref}}{2^n} = \frac{1V}{2^8} \approx 4mV$

ideally a digital value  
 "15" corresponds to  
 $V_{in} = V_{ref} \frac{b}{2^n} + \frac{V_{ref}}{2^{n+1}}$