

Project

groups  
design  
debugging

Analog MUX

Resulators

CAP DAC, ADC

Project groups: 2 or 3 people  
140 240 separate

Sign-up scope doc (pizza)

Presentations: who you are  
schematic  
division of labor  
schedule

Project design, debugging

- integrate as early as possible!

Use ideal components

interfaces are the devil's playground!

- Use hierarchy

buses networks, cap arrays, switches

debug separately

- use source code control (git?)

debug in small pieces

Discussing status

"X works" - meets all specs over  
all PVT corners. Design is  
completely done.

"is alive" - simulates with some reasonable  
to desired behavior

"broken" - fundamental flaw

"has X per at 25C over 1.8 to 7.6"

annotate and don't touch things that  
set to this level

Debugging

Bias point voltages  
currents  
 $I_{DQ}$   
Dc sweeps

compare to hand calcs  
don't hack!

be careful of how you simulate high-gain

amplifiers



if  $A_v = 10^4$   
what is useful  
range of  $V_{in}$ ?

test harness



this is our interface to your design,

we will give you a SAR digit-0 block

presently results


- annotated schematics

- processed simulation results

"BC works" - only if everything works PVT




Batter, but how  
good?



Very helpful!

(See note WILLZ-P4)

turn divider into a Voltage DAC




div \$\phi\_2\$ :  $C_1 = B \cdot C$       $B \text{ integer } \in [0, 2^n - 1]$

$$C_2 = C + (2^n - 1 - B)C$$

$$\phi_2: V_0 = \frac{V_{ref} C_1}{C_1 + C_2} = \frac{BC}{BC + (2^n - 1 - B)C + C} = \frac{B}{2^n} V_{ref}$$


How to make an ADC?



Simplest logic: counter.

count until \$V\_{IN-BITERR}\$ goes low.

Now we have a Voltage DAC implemented



Counter is slow (and variable)

Binary search is fast

```

set $i = 0
while $i < $n
  set $b_i = 1
  if (V_IN-BITERR == 0) set $b_i = 0
  set $i = $i + 1
endwhile
  
```

Sample input  
make n compares  
result is ready

Problem: building the comparator.

Doable, but input offset varies over


CM input range.

prefer to compare at 1 voltage.

Regulator  
early



Wastes a lot of power



but need at least  $V_{CE(on)}$  (or  $V_{E(on)}$ )  
+ more if op-amp has swing issues

Low drop-out

