



Project - signups MTU  
 Presn: 3 slides - 1st introduction  
 ADC  
 binary search  
 compare at  $V_{DD}$   
 P6A  
 drive to 0  
 switches  
 fwd bias diodes



Problem: compare 0 to  $V_{ref}$   
 maybe a PMOS input FC.  
 what supply voltage to set  $V_{in,com}$  [0,  $V_{ref}$ ]  
 Do we need  $\phi_1$  and  $\phi_2$ ?  
 what if FSM writes B=0 during  $\phi_1$ ?  
 what if replace  $\phi_1$  with SAMPLE?  
 $V_- = \frac{B}{2^n} V_{ref}$   
 $V_{id} = V_+ - V_- = V_{in} - \frac{B}{2^n} V_{ref}$






Say  $V_{in} = 0.7V$



PGA - pushing  $V_o$  to ground




need to get to 0? No,  $\ll 4mV$   
 op-amp will not stay in saturation that long,  
 but will it settle there?

Single stage FC maybe w/ careful design  
 but probably need 2nd stage

Note that  $V_-$  won't above  $V_{ref}$   
 during  $b_2$  test.  
 what if  $V_{in}$  were 0?  
 during LD, caps get  $V_2 = V_{ref} - 0$   
 during comp,  $b_2$ :  $V_- = V_{ref} + \frac{1}{2} V_{ref}$   
 $= 1.5V$


if switches are in  $V_{DDA}$  power domain  
 this forward-biases the DB diode in PMOS





Don't forget to switch  
 $V_+$ ,  $V_-$  if you  
 add a 2nd stage.

Want to pull low. Drive NMOS?  
 PMOS?  
 both?

Will need to compensate (now a 2 stage)



Switch  
Settling time



if want pmos off w/o  $1mV_i$  on  $V_O$   $1mV_i$ ?  
 what gain needed in FC op-amp?  
 turn off pmos:  $100mV_i$ ?  $200mV_i$ ?  
 $AV_{id,fc} \geq 100mV$   
 $A \geq \frac{100mV}{0.1mV} \rightarrow (1000/1000)$

More switch issues  
 PGA  $\phi_2$   
 ADC  $b_{n-1}$   
 charge injection