

Project

2nd presentation Dec 2, 3

Final paper RRR week

Driving output to ground

Charge Injection

Strong ARM

Nov 2022 WF me

Thankssss

Dec 4, 6 Appl lecture, me




ϕ_1 : drive output to source: $\ll 1LSB$
 ϕ_2 : amplify accuracy $[0, 1]$, error $\ll 1LSB$

see note W12L2 p 384

Charge injection

$\phi = 0, V_{DD}$



$Q_{ch} = (V_{DD} - V_{th}) C_{ox} W L$


fast falling edge: assume $\frac{1}{2} Q_{ch}$ sees C_{in}

slow falling edge: channel charge goes to source




$Q_{od} = V_{th} C_{ox} W L$


channel source at V_{th}



FWD bias switches



ADC



LD



128C₀

Choose minimum $C_2 = 4 \text{ fF}$, max V_0 define

$$V_0 = \frac{C_1}{C_2} V_{in} + \frac{1 \text{ fF}}{4 \text{ fF}} (0.6 \text{ V})$$

150mV error!

Many clever ways to improve
simplest is to make $C_2 \gg C_{oe}$

if $C_2 = 100 \text{ fF}$, error = 6mV
make switch small, C_2 big \Rightarrow slow response

ADC comparator

Fine to use op-amp



compare at V_{ref}
 \Rightarrow CMOS input

like V_{id} < 1LSB to create clear 0, 1 output


$N_b \sim 1000$ or more V_{DPA}

want digital output



size appropriate!

say $C_{oe} = 1 \text{ fF}$ $W = 1 \mu\text{m}$ $C_{oe} = 1 \text{ fF}$



$$\phi_1: Q_{-} = -V_{in} C_1 + V_{-} C_{in} + (V_{-} - V_0) C_2 = 0$$

$+ -V_{DPA} C_{oe}$

Slowly drop ϕ_1 and this term reduces to $-V_{in} C_{oe}$

$$\phi_2: V_0 = \frac{-Q_{-}}{C_2} = \frac{C_1}{C_2} V_{in} + \frac{C_{oe} V_{DPA}}{C_2}$$

what about other switches?



if S_1 turns off before $S_2 \Rightarrow$ problem

Q_{1+} gets extra charge


delay S_1 not S_2 : ϕ_1 Do-Don't ϕ_2

ϕ_2 injection affects ADC

Strong ARM latch


- clocked comparator
- faster, lower power than op-amp-based
- easy to trim input offset

core element: cross-coupled inverters




RHP real pole


Phase 1, CK=0




Phase 2 (CK=1)





Phase 2 CK=1



Say $V_+ > V_-$
 $I_{DNL} > I_{DHR}$





3R ON Keeps
3L OFF
2R ON

2L ON Keeps
3R ON
2R OFF



Add output buffers to locally to keep $C_p \approx C_a$

STRANHAM

Switches fast - order gate delay
rail-to-rail output
can auto-trim at boot!
- add small CAPDAC at both



compare 1000 times, if unbalanced result, trim CAPDACs