

Project

Digital Circuits

Flip flops  
current

Regulator

PLA gain





C program interface

Digital circuits, microprocessor current




Flip-flops sample the input D on a rising edge of CLK

Combinational logic consumes power as it settles



Result: baseline leakage


Spikes on rising edges



$Q_{spike}$  CV + crowbar

your processor  $(4mA)(40ns) = 160pC = 0.16nC$

Q: CV  $4V_{spike} = \frac{Q}{C} = \frac{0.16nC}{1nF} = 0.16V$   
 $\approx 10\%$  supply





$I = 1mA + (0.16nC)(10MHz)$   
 $= 2.6mA$

need average current 2.6mA

$\frac{2.6mA}{10MHz} = 260 \frac{pA}{MHz}$  about right for 0.18um

$(100k \text{ gates}) / (10 \frac{pF}{gate}) = 1nF$

most don't switch on any given CLK



IF DRECC tracks digitized demand perfectly (case 2) then  $V_{BAT}$  varies by

$(2 \Omega)(4mA) = 8mV$

trouble? Depends on "Power Supply Rejection"

At low frequencies, feedback loop will ~~cancel~~ counteract effect of supply on output.  $V_{DRA}$

Above unity gain, will show up directly.

2. stray poles

2 extremes:

1) op-amp very slow.

Power gate tracks average current (as just discussed)

2) op-amp very fast

Power gate & current track demand.

Op-amp slow (case 1)



ops. Voltage divider here  
 160mV ripple  
 capacitively couples to Vref  
 Drives input to AREG!



PGA gain


During  $\phi_1$   $Q_1 = -V_{in} C_1$

During  $\phi_2$   $Q_2 = -(V_0 - V_x) C_2 + V_x (C_1 + C_2)$

$$= -C_2 V_0 + V_x (C_1 + C_2 + C_2)$$

$$= -C_2 V_0 - \frac{C_1 + C_2 + C_2}{A} V_0$$

$$V_x = \frac{-V_0}{A}$$



$$V_x C_1 = \left( C_2 + \frac{C_1 + C_2 + C_2}{A} \right) V_0$$


$$= C_2 \left( 1 + \frac{C_1 + C_2 + C_2}{A} \right) V_0$$

$$= C_2 \left( 1 + \frac{1}{Af} \right) V_0$$

$$\frac{V_0}{V_{in}} = \frac{C_1}{C_2} \frac{1}{1 + \frac{1}{Af}}$$

$$\approx \frac{C_1}{C_2} \left( 1 - \frac{1}{Af} \right)$$

to get error <  $\epsilon$  need  $Af > \frac{1}{\epsilon}$



```

#define ADC_CTL 0x1000 // 32 bit words
#define ADC_RES 0x1004
#define DAC_CTL 0x1008
#define TEMP 3

int gain = 2;
int mux = TEMP;
int q0 = 1;

*ADC_CTL = (mux << 4) | (gain - 1) << 1 | q0;
while (*ADC_RES & 1 == 0); // wait for done
int temp = (*ADC_RES) >> 1;
    
```