


Mathematical operation amplifier
 before widespread digital computers (~1980)
 only way to do computation - Apollo
 Today something the best way.
 Common building block: summing amp.




$$V_o = -I_i R_f$$

$$= -\left(\sum I_i\right) R_f$$

$$V_o = -\frac{V_i}{R_i} \ln \frac{I_i}{I_s}$$

$$= -\frac{V_i}{R_i} \ln \frac{V_i/R}{I_s}$$



With a log table, even
 adders can multiply!

$$A \cdot B = \exp(\ln(A \cdot B)) = \exp(\ln(A) + \ln(B))$$

Mitcham - good!
 Mitcham 2 -
 Lecture WSL1 - tapig now. HWsp1

Op-amps
 History
 structure
 CMOS 2 stage
 current mirror



$$V_o = -I_f R_f$$

$$= -I_{in} R_f$$

$$= -\left(\frac{V_i}{R_i}\right) R_f$$

$$V_o = I_f R = -I_i R = -\left(\frac{dV}{dt}\right) R_f$$

$$\text{or } \frac{V_o}{V_i} = -sRC$$

$$V_o = -\int_0^t \frac{I_f(t)}{C} dt + V_o(0)$$

$$= -\frac{1}{RC} \int_0^t V_i(t) dt + V_o(0)$$

How to make β ?

tubes - KZ-W 1951

discrete NPN, NPN+PNP P65 1961


integrated NPN+PNP A702 1963

Many/most shared similar design



better


why NPN, PNP?



1936 patent


lots of variation w/ common mode input offset, power consumption gain, BW, output resistance

2 stage - low β !



input offset, input resistance gain variability, common mode rejection ctd.

way better



$$R_{in2} = r_{\pi K} = \frac{\beta}{g_m K}$$

$$= \frac{0.7V_T}{I_{C4}} = \frac{2.5V}{I_{E4}}$$

compare to $R_{o12} = \frac{V_A}{I_{C12}}$

→ current mirror

→ Diode connected


How to increase $R_{in,2}$? Darlington



Affects bias point, output swing.

$$V_{CE,sat} \rightarrow V_{BE} + V_{CE,sat}$$


no swing effect.



Darlington Pair

CMOS Version - industry workhorse


typically no output stage
(good for driving capacitive loads - e.g. more CMOS)




1A0 diff pair
2AB active load
4 CS gain stage

3,56 } bias network
R

will replace soon



Add Darlington on input pair (why?) and an output stage \Rightarrow LM324 (upside down)



if A, B, C have same $\frac{W}{L}$, V_{GS} , V_{th} , $M_{n,ox}$ they must lie on the same I/V curve
Current will be different if V_D are not the same
but only by $\frac{\Delta V_D}{V_A} = \lambda \Delta V_D$ %

How to set V_G ?



- 1) Generate reference current
- 2) share through "diode-connected" FET

$$I_{REF} = \frac{V_{DD} - [V_{th} + V_{ov}]}{R}$$

$$I_D = \mu_n C_{ox} \frac{W}{L} \frac{V_{ov}^2}{2} (1 + \lambda [V_{th} + V_{ov}])$$



If you need sources & sinks, mirror away!



$$2 \left(\frac{W}{L}\right)_6$$

$$I_1 = 2 I_{REF} [1 + \lambda \Delta V_{DS}]$$

$$I_2 = 3 I_{REF} [1 + \lambda \Delta V_{DS}]$$

What is minimum voltage for V_{D2}, V_{D3} ? V_{ov}

2 stage gain

1st stage: $G_{m1} = g_{m1} = \frac{\Delta I_{out}}{\Delta V_{in}} = \frac{2(I_{tail}/2)}{V_{ov1}} = \frac{I_{tail}}{V_{ov1}}$

not derived yet $R_{o1} = r_{o1b} || r_{o2b} \approx \frac{r_{o12}}{2}$

$$A_{v1} = -G_{m1} R_{o1} = -g_{m1} \frac{r_{o1}}{2}$$

2nd stage: $G_{m2} = g_{m4}$ $R_{o2} = r_{o4} || r_{o5} \approx \frac{r_{o4}}{2}$

$$A_{v2} = -G_{m2} R_{o2}$$

$$A_{vo} = A_{v1} A_{v2} \approx \frac{1}{4} (g_{m1} r_{o1}) (g_{m4} r_{o4})$$

[250, 100,000]