

Lecture 12: DC Biasing & Current Source Matching

Announcements:


None

Lecture Topics:

- Aside: Getting the DC Operating Point
- Current Source Matching Considerations
- Op Amp Review
- Emitter Coupled Pair (ECP)

→ This stuff near the end.

Last Time:



$$I_{D1} = I_{D3}$$

$$\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_1 (2V_{ov3})^2 = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_3 (V_{ov3})^2$$

$$\therefore \left(\frac{W}{L}\right)_1 = \frac{1}{4} \left(\frac{W}{L}\right)_3 = \frac{1}{4} \left(\frac{W}{L}\right)$$


↑
all the X's stay, except M3

Note: Still must worry about Body effect!

→ must design defensively ...

$$V_{GS2} > V_t + 2V_{ov3}$$

Current Source Matching Considerations



In MOS, we often need matched current sources: $I_{D1} = I_{D2}$

$$I_{D1} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_1 (V_{GS1} - V_{t1})^2$$

$$I_{D2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_2 (V_{GS2} - V_{t2})^2$$

finite fabrication tolerances in an IC process.

There won't be perfectly matched if

$$(W/L)_1 \neq (W/L)_2 \text{ \& } V_{t1} \neq V_{t2}$$

To quantify this:

Define average & mismatched quantities:

Average	Mismatch
$I_D = \frac{1}{2} [I_{D1} + I_{D2}]$	$\Delta I_D = I_{D1} - I_{D2}$
$\frac{W}{L} = \frac{1}{2} \left[\left(\frac{W}{L}\right)_1 + \left(\frac{W}{L}\right)_2 \right]$	$\Delta \left(\frac{W}{L}\right) = \left(\frac{W}{L}\right)_1 - \left(\frac{W}{L}\right)_2$
$V_{tE} = \frac{1}{2} [V_{tE1} + V_{tE2}]$	$\Delta V_{tE} = V_{tE1} - V_{tE2}$

$\frac{\Delta I_D}{I_D} \triangleq$ fractional current mismatch

$\frac{\Delta(W/L)}{(W/L)} \triangleq$ fractional (W/L) mismatch

$\frac{\Delta V_{tE}}{V_{tE}} \triangleq$ " " " " " "

Rearranging:

$I_{D1} = I_D + \frac{\Delta I_D}{2}$	$\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right) + \frac{\Delta(W/L)}{2}$
$I_{D2} = I_D - \frac{\Delta I_D}{2}$	$\left(\frac{W}{L}\right)_2 = \left(\frac{W}{L}\right) - \frac{\Delta(W/L)}{2}$

$V_{tE1} = V_{tE} + \frac{\Delta V_{tE}}{2}$

$V_{tE2} = V_{tE} - \frac{\Delta V_{tE}}{2}$

Plug these into the current equation:

$$I_{D1} = I_D + \frac{\Delta I_D}{2}$$

$$= \frac{1}{2} \mu_n C_{ox} \left[\left(\frac{W}{L}\right) + \frac{\Delta(W/L)}{2} \right] \left[V_{GS} - V_{tE} - \frac{\Delta V_{tE}}{2} \right]^2$$

neglect small term

$$= \frac{1}{2} \mu_n C_{ox} \left[\left(\frac{W}{L}\right) + \frac{\Delta(W/L)}{2} \right] \left[V_{OV}^2 - 2 V_{OV} \frac{\Delta V_{tE}}{2} + \frac{\Delta V_{tE}^2}{4} \right]$$

$$= \frac{1}{2} \mu_n C_{ox} \left[\left(\frac{W}{L}\right) V_{OV}^2 + \frac{\Delta(W/L)}{2} V_{OV}^2 - (W/L) V_{OV} \Delta V_{tE} - \frac{\Delta(W/L)}{2} V_{OV} \Delta V_{tE} \right]$$

$$= \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) V_{OV}^2 + \frac{1}{2} \mu_n C_{ox} V_{OV}^2 \left[\frac{\Delta(W/L)}{2} - \frac{(W/L)}{V_{OV}} \frac{\Delta V_{tE}}{2} \right]$$

I_D

factor out (W/L)

$$\frac{\Delta I_D}{2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) V_{OV}^2 \left[\frac{1}{2} \frac{\Delta(W/L)}{(W/L)} - \frac{\Delta V_{tE}}{V_{OV}} \right]$$



I_D

$$\frac{\Delta I_D}{I_D} = \frac{\Delta(W/L)}{(W/L)} - \frac{\Delta V_{tE}}{(V_{OV}/2)}$$

this could be (-) so this term doesn't necessarily help!

Increases (i.e., gets worse) as V_{ov} reduces!
Today: V_{ov1} → V_{ov2}


Fractional Current Mismatch Geometry (i.e., layout) Based Component
↳ Indep. of bias pt.



- **Start Op Amps**
 - ↳ **Ideal op amps**
 - ↳ **Diff pairs**
 - ↳ **Offset Voltage, Vos**
 - ↳ **Finite Gain**
 - ↳ **2 stage op amps**
 - ↳ **Finite BW**
 - ↳ **Stability**
 - ↳ **Compensation of Op Amps**
 - ↳ **Slew Rate**
 - ↳ **Power Supply Rejection**
 - ↳ **Settling time**
 - ↳ **Single-stage cascade op amps for better bandwidth performance**
- **Some of the above is review**
 - ↳ **We will do the review material using pre-made lecture notes**
 - ↳ **Slow down for things are new to you**

$\frac{V_o}{V_s} = \frac{R_i}{R_i + R_s} \cdot A_{v} \cdot \frac{R_L}{R_L + R_o}$
 $= 1 \text{ when } R_i = \infty = 1 \text{ when } R_o = 0$ CTN

Ideal Voltage Amplifier



→ ideal when $\frac{V_o}{V_s} = A_v$; i.e., when source and load R 's do not influence the gain of the amplifier.

For this to occur, the voltage division at the input & output must be eliminated. This happens when:

$R_i = \infty$
 $R_o = 0$ } These resistance values define an ideal voltage amplifier.


We'll look at other amplifier types later.

→ This, then, naturally leads us to:

Ideal Operational Amplifiers (Op Amps)

→ The work horse of analog electronics → combinations of op amps w/ feedback components allow the implementation of analog computers, sampled-data systems, analog filters, A/D Converters, DAC's, instrumentation amplifiers

In general, have a minimum of 5 terminals:



Perhaps the best way to define an op amp is thru its equivalent ckt:

Equivalent Ckt. of an Ideal Op Amp:

