



Lecture 24: Slew Rate, Settling Time, & PSRR

- Announcements:
- Design Project Checkpoint:
  - ↳ Due Monday, April 25, 11:59 p.m.
  - ↳ Send to your TA a spice file for your op amp design that simulates correctly, i.e., that reaches a stable bias point where all transistors are saturated (or linear if an MOS resistor)
  - ↳ It doesn't need to meet the project specs, but it should simulate correctly
- Lecture Topics:
  - ↳ Slew Rate (revisited)
  - ↳ Settling Time
  - ↳ Power Supply Rejection Ratio (PSRR)
- Last Time: finished compensation

Slew Rate (from before)



Using Laplace Xform Theory:


$$\frac{V_o}{V_i}(s) = \frac{1}{1 + \frac{s}{\omega_i}} = \frac{1}{1 + s\tau_i}$$

← single (dominant) pole


$$V_i(s) = \frac{V_A}{s}$$

$$V_o(s) = \frac{V_A}{s(1 + s\tau_i)} = \frac{V_A}{s} - \frac{V_A}{s + \frac{1}{\tau_i}}$$


↕ Inverse Laplace Xform



Reason: 1<sup>st</sup> or 2<sup>nd</sup> stage of op amp cannot source enough current to mimic the slope (or speed) of a fast rising input signal.



If apply a very fast (i.e., high freq., large amplitude) sinusoid:



S.R. in terms of Design Variables

$$S.R. = \frac{dV_o}{dt} = \frac{2I_1}{C_c} = \left[ \frac{2I_1}{G_{m1}} \omega_{ult} A_o \right] = S.R.$$


$\left[ C_c = \frac{G_{m1}}{\omega_{ult} A_o} \right]$   
 $\omega_{ult} = \omega @ |T(j\omega)| = 1$   
 closed loop gain

To Increase S.R.:

- ① Decrease  $G_{m1}$  ← transconductance of 1<sup>st</sup> stage
- ② Increase  $\omega_{ult}$  → increase  $\omega_2$   
     ↳ limited by the system freq. range
- ③ Use a larger  $A_o$ , if possible.  
     ↳ closed loop gain (only if permitted by the application)

Increasing S.R. via  $G_m$  Reduction

① Emitter or Source Degeneration of the Input Stage -



Limitations.

- ①  $R_E$  mismatch →  $V_{os}$   
     ↳ must limit  $V_{RE}$  to limit  $V_{os}$
- ②  $R_E \uparrow$  → gain ↓ (SR-gain trade-off)
- ③  $R_E$  contributes thermal noise → must limit to preserve the noise performance of the op amp.

② FET Input Device -

JFET's can be made in bipolar technology  
very large  $R_i$

For FET's:  $\frac{g_m}{I_D} \approx \frac{2}{V_{GS} - V_t} \} \sim 0.2V$


For BJT's:  $\frac{g_m}{I_C} = \frac{1}{V_T} \} \sim 26mV$

FET S.R.:  $\frac{I_D \omega_{ult}}{g_{mF}} = \frac{V_{GS} - V_t}{2} \rightarrow \text{large } \#$

BJT S.R.:  $\frac{I_C \omega_{ult}}{g_{mB}} = \frac{V_T}{2}$

Limitations:

- ① Higher  $V_{OS}$ .
- ② Increased voltage noise (but decreased current noise)



In today's mixed-signal ccts:




Thus, for the above example:  $\text{PDR} \approx \frac{g_{m2}(r_{o2} || r_{o4})}{g_{m1} r_{o1}}$

For more complicated debt, much more is involved.

↳ to make it easier, use a unity gain config.

↳ can also get  $PSR = f(\omega)$



$$\frac{N_0}{N_{dd}} \cdot \frac{Add}{1 + A_n} = \frac{1}{\frac{Add}{N_{dd}} + \frac{A_n}{N_{dd}}} \approx \left( \frac{1}{PSR_{eff}} = \frac{N_0}{N_{dd}} \right)$$