

Next 9 lectures

What limits speed & power of computers (uP)  
 1st order ordinary diff. eqn.  
 time response, transient  
 switching power in transistor circuits

Bohr  $\rightarrow$  transistors


frequency response, Bode plots, applications

state space representation of O.D.E.



---

## Digital Circuits



discrete/quantized interpretation of continuous signals



# today CMOS - Complementary Metal Oxide Semi



Gate controls current  
from source to drain




logic gate: inverter

$A \rightarrow \text{inverter symbol} \rightarrow Y$       $Y = \text{not } A$   
 $= \overline{A}$

truth table

A	Y
0	1
1	0

implementation




$A = 0$



$Y = 1$

$A = 1$



$Y = 0$

$$I = \frac{V}{R} = \frac{1V - 0V}{10^6 \Omega} = \frac{1V}{10^6 \Omega}$$

$$= 1 \mu A$$

$$P = \frac{V^2}{R} = I^2 R = IV$$

$$= 1 \mu W \text{ when } Y = 0$$

$10^9$  gates

$$(10^9 \text{ gates}) \left( 10^{-6} \frac{W}{\text{gate}} \right) = \text{hair dryer}$$

simplest logic gate: inverter

$$A \rightarrow \neg A \rightarrow Y$$





truth table

A	Y
0	1
1	0

$$Y = \text{not } A$$



$$= \overline{A}$$

implementation




A=0

A=1



As long as A lives in one of these noise immunity

# PMOS inverter



$A = 0$



$Y = 1$

$I = 1\mu A$

$P = 1\mu W$

$A = 1$


$A \rightarrow 1 \rightarrow Y$




$Y = 0$

$I = 0$

$P = 0$



$$A=0$$




$$Y=1$$

$$I=0$$

$$P=0$$

$$A=1$$





$$Y=0$$

$$I=0$$

$$P=0$$




# fancier gates





$A$	$B$	$A+B$	$\overline{A+B} = Y$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

at least 1 PMOS "open"

NMOS "ON"







⇒ Do universal - make any digital function





SR latch  
stores 1 bit

transistor = switch

A circuit diagram showing a transistor with its gate terminal connected to  $V_G$ , its drain terminal to  $V_D$ , and its source terminal to  $V_S$ .









$Y=1$



$Y=0$




# fancier gates




NOR gate

$$Y = \overline{A+B}$$

A	B	$\overline{A+B}$	$\overline{A+B}$
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0




$A=B=0$



$A=1$  or  $B=1$   
or both



NOR is a universal gate: any binary function can be implemented w/ 2-input NORs



CS61C

latch stores 1 bit