Notes:
1. Progress Report due Fri 4/10 at 6 pm on bcourses (no checkpoints after C9)

2. Round 1 4/14 and Round 2 4/28 during class time. Logistics to be arranged. Submit python code and we run.
   Python 3.7 (?)

3. Quiz 5 on 4/21 on bicycle model

4. HW #3 later this week (simulation with learning of track).
Better is the enemy of the good.

Optimism:

underestimate complexity+
overestimate ability
Topics

- Progress Report questions?
- HW2 notes
- Discrete Time control/timing
- Software Robustness
HW2 Notes- slew rate limit

<table>
<thead>
<tr>
<th>Team</th>
<th>Speed (m/s)</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3</td>
<td>29 cm</td>
</tr>
<tr>
<td>2</td>
<td>2.7</td>
<td>32 cm</td>
</tr>
<tr>
<td>3</td>
<td>3.5</td>
<td>30 cm</td>
</tr>
<tr>
<td>4</td>
<td>3.3</td>
<td>30 cm</td>
</tr>
<tr>
<td>5</td>
<td>3</td>
<td>24 cm</td>
</tr>
<tr>
<td>6</td>
<td>2.7</td>
<td>27 cm</td>
</tr>
<tr>
<td>7</td>
<td>2.5</td>
<td>23 cm</td>
</tr>
<tr>
<td>8</td>
<td>2.7</td>
<td>27 cm</td>
</tr>
<tr>
<td>10</td>
<td>2.5</td>
<td>32 cm</td>
</tr>
<tr>
<td>11</td>
<td>2.6</td>
<td>13 cm</td>
</tr>
</tbody>
</table>

Note cone is at: 15” = 38 cm
Lesson: if tracking is good, steering angle change is small
Simulation notes

• What are other line tracking errors in addition to 128 pixel quantization?

• What are some practical limits on steering control?
Topics

- Progress Report questions?
- HW2 notes
- Discrete Time control/timing
- Software Robustness
State equations: \[ \dot{x}(t) = ax(t) + bu(t) \]

Output equations: \[ y(t) = cx(t) + du(t) \]

Control Law (P): \[ u(t) = k_p e(t) = k_p (r(t) - y(t)) \]
Control Synopsis

Control Law (P): \[ u(t) = k_p e(t) = k_p (r(t) - y(t)) \].

New state equations:
\[
\dot{x} = ax + bk_p e(t) = ax + bk_p (r - x) = (a - bk_p)x + bk_p r.
\]

Zero Input Response (non-zero init condx, r(t)=0):
\[
x(t) = x(0) e^{(a-bk_p)t} \quad \text{for} \quad t \geq 0.
\]

\[ a' = a - bk_p, \quad b' = bk_p \]

Total Response (non-zero init condx) by convolution:
\[
x(t_o) = e^{a't_o} x(0) + \int_0^{t_o} e^{a'(t_o-\tau)} b' r(\tau) d\tau.
\] (10)

Step Response (zero init condx) by convolution:
\[
x(t_o) = b' \int_0^{t_o} e^{a't_o} e^{-a'\tau} d\tau = \frac{-b' e^{a't_o}}{a'} e^{-a'\tau} \bigg|_{0}^{t_o} = \frac{b'}{a'} (1 - e^{-a't_o}).
\] (11)
Control Synopsis - Discrete Time

Superposition of Step Responses

\[ x((k+1)T) = e^{a(k+1)T} x(0) + e^{a(k+1)T} \int_{0}^{(k+1)T} e^{-a\tau} b u(\tau) \, d\tau \ . \quad (15) \]

\[ x(kT) = e^{akT} x(0) + e^{akT} \int_{0}^{kT} e^{-a\tau} b u(\tau) \, d\tau \ . \quad (14) \]

\[ x((k+1)T) = e^{aT} x(kT) + e^{a(k+1)T} \int_{kT}^{(k+1)T} e^{-a\tau} b u(\tau) \, d\tau = e^{aT} x(kT) + \int_{0}^{T} e^{a\lambda} b u(kT) \, d\lambda \ , \quad (16) \]
Control Synopsis- Discrete Time

\[ G(T) \equiv e^{aT} \quad \text{and} \quad H(T) \equiv b \int_0^T e^{a\lambda} d\lambda . \]  \hspace{1cm} (17)

State equations:

\[ x((k + 1)T) = G(T)x(kT) + H(T)u(kT) \]  \hspace{1cm} (18)

Output equations:

\[ y(kT) = Cx(kT) + Du(kT) . \]  \hspace{1cm} (19)

Total Response (non-zero init condx) by convolution:

\[ x(k) = G^k x(0) + \sum_{j=0}^{k-1} G^{k-j-1} H u(j) . \]  \hspace{1cm} (23)
Control Law (P): \( U(kT) = k_p [r(kT) - x(kT)] \)

New state equations:

\[
x((k + 1)T) = G(T)x(kT) + H(T)k_p (r(kT) - x(kT)) = [G - Hk_p] x(kT) + Hk_p r(kT) \tag{24}
\]

\[
x((k + 1)T) = [e^{aT} + \frac{k_p}{a} (1 - e^{aT})] x(kT) + Hk_p r(kT) = G' x(kT) + Hk_p r(kT) \tag{25}
\]

For stability:

\[
|e^{aT} - \frac{k_p}{a} (e^{aT} - 1)| < 1. \tag{26}
\]

Notes: stability depends on gain and \( T \)!
Discrete Time Control

\[ u[k] = kp (r[k] - x[k]) \]

Let \( x[k] = y[k] \)
Topics
• Progress Report questions?
• HW2 notes
• Discrete Time control/timing
• Software Robustness
1. Does the program build without warnings?
2. Are there any blocking functions?
3. Are there any potential infinite loops?
4. Should this function parameter be const?
6. Has extern been limited with a liberal use of static?
7. Do all if … else if … conditionals end with an else?
8. Are assertions and/or input/output checks present?
9. Are header guards present? The guard prevents double inclusion of the #include directives.
10. Is floating point mathematics being used?
Software Robustness

• Checksums for bit rot
• Lost track detection
• Autocalibration at startup
  – (sanity check for steering angle vs line error)
  – AGC
• State Observer/estimator
• Discrete State observer
• Watch dog timer/computer operating properly COP
FSM Recognizer (generalized WDT)

State 1

- Time out
- Left turn, velocity
- Right turn

State 2

- Time out
Software Robustness: Observer

Steering command \( \delta \)

\( r = 0 \) +

\( u \)

\( y \)

\( y \text{ position error} \)

\( y_e \)

Observer

\( f \)

\( \hat{x} \)

\( \dot{x} \)

\( C \)

State feedback: Lateral position and velocity

N. Nise, 6\textsuperscript{th} edition, Fig. 12.23
Digital Filtering

• Moving average
  – $y_1[n] = (y[n-2]+y[n-1]+y[n])/3$

• Median filter (outlier rejection)

• Notch filter (mechanical vibration)
  – $y[n] = (x[n-2]+2x[n-1]+x[n])/4$

• Model based filtering (or Kalman filter)
Example: motor brush noise, back EMF measurement

\{0,2,-1,4,0,2,1,1,20,1,0,2\} \Rightarrow \{0,2,-1,2,0,1,1,1,1,1\}\text{ 3 element median filter}

\{0,2, 0.3, 1.7, 2, 1, 1.3, 7.3, 7.3, 7.3, 7, 1\ldots\}\text{ 3 elem MA}
C.O.P. Watchdog timer

• Despite extensive software and hardware testing, faults will still occur in real devices. Even momentary noise spikes on a power supply can lock up a processor occasionally. Such events will occur on the power grid several times a year. Watchdog timers provide a last line of defense to prevent system failure with minimal hardware cost.

• https://developer.mbed.org/cookbook/WatchDog-Timer
ARM Cortex A8 Overview

Beaglebone Blue
TI Sitara™ AM335x Processors
ARM Cortex A8
4GB Flash
512 MB RAM
32 bit ARM 7 core
1 GHz
A/D
3x SPI
Timers
WiFi
USB
microSD card
Watch Dog Timer

Figure 20-94. 32-Bit Watchdog Timer Functional Block Diagram

Watchdog timer

Prescaler (1:128 ratio)

Counter (32-bit)

Registers

Interrupt generation

L4 interface

RESET

IRQ
20.4.3.5 Overflow/Reset Generation

When the watchdog timer counter register (WDT_WCRR) overflows, an active-low reset pulse is generated to the PRCM module. This RESET pulse causes the PRCM module to generate global WARM reset of the device, which causes the nRESETIN_OUT pin to be driven out of the device. This pulse is one prescaled timer clock cycle wide and occurs at the same time as the timer counter overflow.

After reset generation, the counter is automatically reloaded with the value stored in the watchdog load register (WDT_WLDR) and the prescaler is reset (the prescaler ratio remains unchanged). When the reset pulse output is generated, the timer counter begins incrementing again.

Figure 20-95 shows a general functional view of the watchdog timers.

![Figure 20-95. Watchdog Timers General Functional View](image)
20.4.3.8 Start/Stop Sequence for Watchdog Timers
(Using the WDT_WSPR Register)

To start and stop a watchdog timer, access must be made through the
start/stop register (WDT_WSPR) using a specific sequence.
To disable the timer, follow this sequence:
1. Write XXXX AAAAAh in WDT_WSPR.
2. Poll for posted write to complete using WDT_WWPS.W_PEND_WSPR.
3. Write XXXX 5555h in WDT_WSPR.
4. Poll for posted write to complete using WDT_WWPS.W_PEND_WSPR.

To enable the timer, follow this sequence:
1. Write XXXX BBBBh in WDT_WSPR.
2. Poll for posted write to complete using WDT_WWPS.W_PEND_WSPR.
3. Write XXXX 4444h in WDT_WSPR.
4. Poll for posted write to complete using WDT_WWPS.W_PEND_WSPR.
All other write sequences on the WDT_WSPR register have no effect on the
start/stop feature of the module.