EE241B: Advanced Digital Circuits

Lecture 10 – Latch Timing

Borivoje Nikolić

February 24, 2020, imore: Report: iPhone 12 to have new short-range WiFi standard, AirTags to charge like Apple Watch

A new report claims that Apple's unannounced iPhone 12 will feature $\boldsymbol{\alpha}$ new short-range WiFi technology, called 802.11ay.

This is a rumor – but it would be cool!

Announcements

- Response to project abstracts today, by e-mail
 - Team web pages
 - Be careful not to leak proprietary info (interface tools via Hammer)
- Quiz 1 today
- Reading
- Chapter 11 (Partovi) in Chandrakasan, Fox, Bowhill



Outline


- Module 3
 - Flip-flop timing
 - Latch-based timing



3. Design for Performance

3.A Flip-Flop Timing

Clock Uncertainties




Sources of clock uncertainty

Clock Constraints in Edge-Triggered Systems $t_{CL} \leq (t_{CY} - t_{SK} - t_{JS}) - (t_{SU} + t_{CQ})$ CLK1



3.B Timing with Uncertainty/Variations

Pictorial View of Setup and Hold Tests




ICCAD '07 Tutorial

Chandu Visweswariah

Handling of Across-Chip Variation

- Each gate has a range of delay: [lb, ub]
 - The lower bound is used for <u>early timing</u>
 - The upper bound is used for <u>late timing</u>
- This is called an early/late split
- Static timing obtains bounds on timing slacks
 - Timing is performed as one forward pass and one backward pass



IBM Delay Modeling* late delay = intrinsic + systematic + random early delay = intrinsic - systematic - random Chip means Systematic ACV


Chandu Visweswariah

The Problem with an Early/Late Split

- The early/late split is very useful
 - Allows bounds during delay modeling


ICCAD '07 Tutorial

- Any <u>unknown or hard-to-model effect</u> can be swept under the rug of an early/late split
- But, it has problems
- Additional pessimism (which may be desirable)
- Unnecessary pessimism (which is <u>never desirable</u>)



Statistical Timing

Deterministic



Statistical



ICCAD '07 Tutorial Chandu Visweswariah

How is the Early/Late Split Computed?


- The best way is to take known effects into account during characterization of library cells
 - History effect, simultaneous switching, pre-charging of internal nodes, etc.
 - This drives separate characterization for early and late; this is the most accurate method
- Failing that, the most common method is derating factors
 - Example: Late delay = library delay * 1.05
 Early delay = library delay * 0.95
- The IBM way of achieving derating is LCD factors (Linear Combination of Delay) (FC=fast chip, SC=slow chip, see next page)
 - Late delay = $\alpha_{\rm L}$ * FC_delay + $\beta_{\rm L}$ * NOM_delay + $\gamma_{\rm L}$ * SC_delay Early delay = $\alpha_{\rm E}$ * FC_delay + $\beta_{\rm E}$ * NOM_delay + $\gamma_{\rm E}$ * SC_delay
 - Across-chip variation is therefore assumed to be a <u>fixed proportion of chip-to-chip</u> variation for each cell type



ICCAD '07 Tutorial

Chandu Visweswariah

Traditional Timing Corners



How to Have Less Pessimism?

- Common path pessimism removal
- Account for correlations
- Credit for statistical averaging of random



Statistical Max Operation

$$A = a_0 + \sum_{i=1}^{n} a_i \Delta X_i + a_{n+1} \Delta R_a$$

$$B = b_0 + \sum_{i=1}^{n} b_i \Delta X_i + b_{n+1} \Delta R_b$$

$$\sigma_A = \sqrt{\sum_{i=1}^{n+1} a_i^2}$$

$$\sigma_B = \sqrt{\sum_{i=1}^{n+1} b_i^2}$$

$$\rho = \sum_{i=1}^{n} a_i b_i$$

$$\rho = \sum_{i=1}^{n} a_i b_i$$

$$\theta \equiv (\sigma_A^2 + \sigma_B^2 - 2\rho \sigma_A \sigma_B)^{1/2}$$


$$t = \Phi \left[\frac{a_0 - b_0}{\theta}\right]$$

$$E[max(A, B)] = a_0 t + b_0(1 - t) + \theta \phi \left[\frac{a_0 - b_0}{\theta}\right]$$

$$E[max(A, B)]^2 = (\sigma_A^2 + a_0^2) t + (\sigma_B^2 + b_0^2)(1 - t)$$


$$E[max(A, B)] = a_0 t + b_0 (1 - t) + \theta \phi \left[\frac{a_0}{\theta} \right]$$


$$E[max(A, B)]^2 = (\sigma_A^2 + a_0^2) t + (\sigma_B^2 + b_0^2) (1 - t) + (a_0 + b_0) \theta \phi \left[\frac{a_0 - b_0}{\theta} \right]$$






3.C Latch Timing









- Latch-based sequencing can improve performance, but is more complicated
 - Timing analysis not limited to a consecutive pair of latches



