

EE241B : Advanced Digital Circuits

Lecture 10 – Latch Timing

Borivoje Nikolić



February 24, 2020,imore: Report: iPhone 12 to have new short-range WiFi standard, AirTags to charge like Apple Watch

A new report claims that Apple's unannounced iPhone 12 will feature a new short-range WiFi technology, called 802.11ay.

This is a rumor – but it would be cool!



Announcements

- Response to project abstracts today, by e-mail
 - Team web pages
 - Be careful not to leak proprietary info (interface tools via Hammer)
- Quiz 1 today
- Reading
- Chapter 11 (Partovi) in Chandrakasan, Fox, Bowhill

Outline


- Module 3
 - Flip-flop timing
 - Latch-based timing

3. Design for Performance

3.A Flip-Flop Timing




Clock Uncertainties



Sources of clock uncertainty

Clock Constraints in Edge-Triggered Systems




Courtesy of IEEE Press, New York. © 2000

3.B Timing with Uncertainty/Variations




Pictorial View of Setup and Hold Tests



Handling of Across-Chip Variation

- Each gate has a range of delay: [lb, ub]
 - The lower bound is used for early timing
 - The upper bound is used for late timing
- This is called an early/late split
- Static timing obtains bounds on timing slacks
 - Timing is performed as one forward pass and one backward pass



ICC'D '07 Tutorial

Chandu Visweswariah

How is the Early/Late Split Computed?

- The best way is to take known effects into account during characterization of library cells
 - History effect, simultaneous switching, pre-charging of internal nodes, etc.
 - This drives separate characterization for early and late; this is the most accurate method
- Failing that, the most common method is derating factors
 - Example: Late delay = library delay * 1.05
 - Early delay = library delay * 0.95
- The IBM way of achieving derating is LCD factors (Linear Combination of Delay) (FC=fast chip, SC=slow chip, see next page)
 - Late delay = $\alpha_l * FC_delay + \beta_l * NOM_delay + \gamma_l * SC_delay$
 - Early delay = $\alpha_e * FC_delay + \beta_e * NOM_delay + \gamma_e * SC_delay$
 - Across-chip variation is therefore assumed to be a fixed proportion of chip-to-chip variation for each cell type


9

ICC'D '07 Tutorial

Chandu Visweswariah

IBM Delay Modeling*

At a given corner
 late delay = intrinsic + systematic + random
 early delay = intrinsic - systematic - random




*P. S. Zuchewski, ICCAD'04

ICC'D '07 Tutorial

Chandu Visweswariah

Traditional Timing Corners




11

ICC'D '07 Tutorial

Chandu Visweswariah

The Problem with an Early/Late Split

- The early/late split is very useful
 - Allows bounds during delay modeling
 - Any unknown or hard-to-model effect can be swept under the rug of an early/late split
- But, it has problems
 - Additional pessimism (which may be desirable)
 - Unnecessary pessimism (which is never desirable)



ICC'D '07 Tutorial

Chandu Visweswariah

How to Have Less Pessimism?

- Common path pessimism removal
- Account for correlations
- Credit for statistical averaging of random


13

ICC'D '07 Tutorial


Chandu Visweswariah

Statistical Timing

- Deterministic



- Statistical



ICC'D '07 Tutorial

Chandu Visweswariah

Statistical Max Operation

$$A = a_0 + \sum_{i=1}^n a_i \Delta X_i + a_{n+1} \Delta R_n$$

$$B = b_0 + \sum_{i=1}^n b_i \Delta X_i + b_{n+1} \Delta R_n$$

$$\sigma_A = \sqrt{\sum_{i=1}^{n+1} a_i^2}$$

$$\sigma_B = \sqrt{\sum_{i=1}^{n+1} b_i^2}$$

$$\rho = \frac{\sum_{i=1}^n a_i b_i}{\sigma_A \sigma_B}$$

$$\theta \equiv (\sigma_A^2 + \sigma_B^2 - 2\rho\sigma_A\sigma_B)^{1/2}$$

$$t = \Phi \left[\frac{a_0 - b_0}{\theta} \right]$$

$$E[\max(A, B)] = a_0 t + b_0 (1-t) + \theta \Phi \left[\frac{a_0 - b_0}{\theta} \right]$$

$$E[\max(A, B)]^2 = (\sigma_A^2 + a_0^2)t + (\sigma_B^2 + b_0^2)(1-t) + (a_0 - b_0)\theta \Phi \left[\frac{a_0 - b_0}{\theta} \right]$$

*C. E. Clark, "The greatest of a finite set of random variables," OR Journal, March-April 1961, pp. 145-162

**M. Cain, "The moment-generating function of the minimum of bivariate normal random variables," American Statistician, May '94, 48(2)


15

ICC'D '07 Tutorial

Chandu Visweswariah

16


Unified View of Correlations



ICCADCAD '07 Tutorial

Chandu Visweswariah

Spatial Correlation vs. Early/Late Split



ICCADCAD '07 Tutorial

Chandu Visweswariah




3.C Latch Timing


Key Point

- Latch-based sequencing can improve performance, but is more complicated
- Timing analysis not limited to a consecutive pair of latches


Latch Timing




Latch Sequencing



Preventing Late Arrivals




Preventing Premature Arrivals



- Data should not be able to race through during transparency

Two-Phase Latch-Based Design




- Two-phase non-overlapping is safer, but adds margin

HECS2418 L10 LATCH TIMING


Latch-Based Timing

- Single-phase, two-latch



HECS2418 L10 LATCH TIMING

Latch Design and Hold Times




HECS2418 L10 LATCH TIMING

Soft-Edge Properties of Latches

- Slack passing – logical partition uses left over time (slack) from the previous partition
- Time borrowing – logical partition utilizes a portion of time allotted to the next partition
- Makes most impact in unbalanced pipelines


Bernstein et al, Chapter 8, Chandrakasan, Chap 11 (by Partovi)

Slack Passing and Time Borrowing




HECS2418 L10 LATCH TIMING

Slack Passing and Time Borrowing



- Slack passed


Slack Passing and Time Borrowing



- Time borrowed

HECS2418 L10 LATCH TIMING

Slack-Passing and Cycle Borrowing



HECS2418 L10 LATCH TIMING



Next Lecture

- Flip-flops

