

# EE241B : Advanced Digital Circuits

## Lecture 11 – Flip-Flops

**Borivoje Nikolić**



**February 25, 2020, NY Times: Should robots have a face?**

As automation comes to retail industries, companies are giving machines more humanlike features in order to make them liked, not feared.

# Announcements

- Response to project abstracts sent
  - Please let me know if you didn't receive it
  - Team web pages
  - Be careful not to leak proprietary info (interface tools via Hammer)
- Assignment 2 posted



# Outline

- **Module 3**
  - Design of latches and flip-flops






## 3. Design for Performance



### 3.D Latch Design

# MUX


- 2-input MUX



# Transmission Gates




# Latch vs. Flip-Flop




# Latches

Transmission-Gate Latch




C<sup>2</sup>MOS Latch




Usually without contention




# Latches



(a) The transparent high latch (THL)




(b) The transparent low latch (TLL)



(c) Timing waveforms for the THL


# Setup-Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup-Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup-Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup-Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup-Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup-Hold Time Illustrations

## Hold-1 case



# Setup-Hold Time Illustrations




## Hold-1 case






# Setup-Hold Time Illustrations

## Hold-1 case




# Setup-Hold Time Illustrations

## Hold-1 case





# Setup-Hold Time Illustrations

## Hold-1 case






# More Precise Setup Time



# Generating Complementary Clocks

# Latch $t_{D-Q}$ and $t_{Clk-Q}$



## Key Point

- Two ways to design a flip-flop
  - Latch pair
  - Pulsed latch






## 3. Design for Performance

### 3.E Flip-Flop Design

# Latch vs. Flip-Flop




# Flip-Flops

- Performance metrics
- Delay metrics
  - Insertion delay
  - Inherent race immunity
  - ‘Softness’ (Clock skew absorption)
  - Inclusion of logic
  - Small (+constant) clock load
- Power/Energy Metrics
  - Power/energy
- Design robustness
  - Noise immunity


# Scan Test

# Types of Flip-Flops



## Latch Pair (Master-Slave)



## Pulse-Triggered Latch




# Latch Pair as a Flip-Flop



# Sources of Noise


- ① Noise on input
- ② Leakage
- ③  $\alpha$ -Particle and cosmic rays
- ④ Unrelated signal coupling
- ⑤ Power supply ripple



Courtesy of IEEE Press, New York. © 2000


# Master-Slave Latch Pairs

- Example: PowerPC 603 (Gerosa, JSSC 12/94)





# Flip-Flop Clk-Q, setup, hold





# Pulse-Triggered Latches

- First stage is a pulse generator
  - generates a pulse (glitch) on a rising edge of the clock
- Second stage is a latch
  - captures the pulse generated in the first stage
- Pulse generation results in a negative setup time
- Frequently exhibit a soft edge property
- Note: power is always consumed in the pulse generator
  - Often shared by a group (register)


# Pulsed Latch

## Simple pulsed latch



Kozu, ISSCC'96


# Intel/HP Itanium 2



Naffziger, ISSCC'02


# Pulsed Latches

Hybrid Latch Flip-Flop, AMD K-6  
Partovi, ISSCC'96



# HLFF Operation

1-0 and 0-1 transitions at the input with 0ps setup time




VDD=2.3v, 85°C, Typical Devices  
C<sub>clk</sub> = 60ff, C<sub>qb</sub> = 300ff

T<sub>cq</sub> = T<sub>dq</sub> = 340ps  
T<sub>hold</sub> = 180ps  
T<sub>su(min)</sub> = -90ps


# Hybrid Latch Flip-Flop

## Skew absorption



Partovi et al, ISSCC'96


# Pulsed Latches



Courtesy of IEEE Press, New York. © 2000




# Pulsed Latches



Used in a synthesized flow

# Pulsed Latches

7474, from mid-1960's



# Pulsed Latches


Sense-amplifier-based flip-flop, Matsui 1992.  
DEC Alpha 21264, StrongARM 110

First stage is a sense amplifier, precharged to high, when  $Clk = 0$


After rising edge of the clock sense amplifier generates the pulse on  $S$  or  $R$

The pulse is captured in S-R latch

Cross-coupled NAND has different propagation delays of rising and falling edges




# Sense Amplifier-Based Flip-Flop



Courtesy of IEEE Press, New York. © 2000

# Sampling Window Comparison



Naffziger, JSSC 11/02



# Next Lecture

- **Memory**