inst.eecs.berkeley.edu/~ee241b

# **EE241B : Advanced Digital Circuits** Lecture 12 – Flip-Flops, Memory **Borivoje Nikolić**



March 3, 2020,

Presidential primary election





#### Announcements

- Assignment 2 due on Friday
  - Quiz 2 on Tuesday, March 10



#### Outline

- Module 3
  - Design of flip-flops
  - SRAM basics





# 3. Design for Performance3.D Latch Design





#### Lecture 11 Errata

• Latch 
$$t_{D-Q}$$
 (with  $C_L = C_{in}$ )

• 
$$t_{D-Q} = 4.9 t_{unit} \sim 1 \text{ FO4} \text{ (not } 1.25 \text{ FO4)}$$

• 
$$t_{su} = 6.6 t_{unit} \sim 1.3 \text{ FO4} \text{ (not } 1.55 \text{ FO4)}$$





# 3. Design for Performance3.E Flip-Flop Design





## Key Point

- Two ways to design a flip-flop
  - Latch pair
  - Pulsed latch





**Pulse-Triggered Latch** 





Latch Pair as a Flip-Flop



EECS241B L11 FLIP-FLOPS

9

#### Sources of Noise

- (1) Noise on input
- 2 Leakage
- (3)  $\alpha$ -Particle and cosmic rays
- (4) Unrelated signal coupling
- 5 Power supply ripple





#### • VDD



Master-Slave Latch Pairs

• Example: PowerPC 603 (Gerosa, JSSC 12/94)





# Flip-Flop Clk-Q, setup, hold



⊸Q



#### Flip-Flop Timing Characterization

- Combinational logic delay is a function of output load and input slope
- Sequential timing (flip-flop):
  - t<sub>clk-q</sub> is function of output load and clock rise time
  - $t_{Su}$ ,  $t_{H}$  are functions of D and Clk rise/fall times



#### Nikolić, Shao Fall 2019 © UCB

#### **Pulse-Triggered Latches**

- First stage is a pulse generator
  - generates a pulse (glitch) on a rising edge of the clock
- Second stage is a latch
  - captures the pulse generated in the first stage
- Pulse generation results in a negative setup time
- Frequently exhibit a soft edge property

- Note: power is always consumed in the pulse generator
  - Often shared by a group (register)



#### **Pulsed Latch**

#### Simple pulsed latch



Intel/HP Itanium 2



Naffziger, ISSCC'02







EECS241B L11 FLIP-FLOPS



 $\overline{O}$ 

#### **HLFF** Operation

1-0 and 0-1 transitions at the input with 0ps setup time





#### Hybrid Latch Flip-Flop

#### Skew absorption



Partovi et al, ISSCC'96



#### **Pulsed Latches**

AMD K-7







#### **Pulsed Latches**



Used in a synthesized flow

Partovi, VLSI'12









7474, from mid-1960's

#### **Pulsed Latches**



#### **Pulsed Latches**

Sense-amplifier-based flip-flop, Matsui 1992. DEC Alpha 21264, StrongARM 110

First stage is a sense amplifier, precharged to high, when Clk = 0After rising edge of the clock sense amplifier generates the pulse on S or R The pulse is captured in S-R latch Cross-coupled NAND has different propagation delays of rising and falling edges





 $\overline{D}_{\circ}$ 



#### Sense Amplifier-Based Flip-Flop







#### Sampling Window Comparison





# 3. Memory



#### Random Access Memory Architecture

- Conceptual: Linear array of addresses
  Each box holds some data
  Not practical to physically realize

   millions of 32b/64b words
   0xFFF...F
  - Create a 2-D array
    - Decode Row and Column address to get data





0



#### Basic Memory Array (From 151/251A)

• Core

- Wordlines to access rows
- Bitlines to access columns
- Data multiplexed onto columns
- Decoders
  - Addresses are binary
  - Row/column MUXes are

'one-hot' - only one is active at a time



28

#### SRAM Cell Trends



Technology Node (nm)



#### SRAM Scaling or Not?

TSMC at IEDM'19



TSMC at ISSCC'20





#### **SRAM** Topics

- A. Basics and trends
- B. Static retention margin
- C. Static read/write margins
- D. Dynamic margins
- D. Assist techniques
- E. Periphery, redundancy and error correction
- F. Scaling options





#### 3. Memory **3.A SRAM Basics and Trends**







# 6-T SRAM Cell







## SRAM Cell Design Trends









Cell in 90nm (1μm<sup>2</sup>) Cell in 32nm (0.171µm<sup>2</sup>)

- Key enabling technology:
- Impact:



ſ



#### SRAM Cell Trends (22nm)



 $0.092\mu m^2$  cell in 22nm from Intel (IDF'09)

A little analysis by using a ruler:

- Aspect ratio 2.9
- Height ~178nm, Width ~518nm
- Gate ~ 45nm (Lg is smaller)



 $0.346\mu m^2$  cell in 45nm from Intel (IEDM'07)







22nm SRAM – Discrete Widths

#### • FinFET cell design







E. Karl, ISSCC'12





#### 14nm SRAM



- Aspect ratio ~2.5
- Cell area = 0.05um<sup>2</sup>
  - Height = 140nm (2 gate p)
  - Width = 350nm
  - Lg ~ 32nm

E. Karl, ISSCC'15



# vm<sup>2</sup> (2 gate p)







HDC  $0.0312 \ \mu m^2$ 



• LVC 1:1:2

Guo, ISSCC'18

LVC 0.0367 µm<sup>2</sup>





#### 10nm SRAM + Ruler

288nm = 8 MxP



**HDC** 0.0312 μm<sup>2</sup>



LVC

 $0.0367 \ \mu m^2$ 



340nm

2CPP = 108nm

 $Lg \sim 20 nm$ 



#### Next Lecture

• SRAM read and write

