

# EE241B : Advanced Digital Circuits


## Lecture 13 – SRAM

Borivoje Nikolić



March 4, 2020, EE Times

**HBM Flourishes, But HMC Lives.** While high bandwidth memory (HBM) is flourishing, hybrid memory cube (HMC) is finding life in applications that didn't exist when it was first conceived.



### Announcements

- Assignment 2 due on Friday
- Quiz 2 on Tuesday, March 10
- Please send me links to your project web pages

### Outline



- Module 4
- SRAM margins




### 4. Memory 4.B SRAM Static Retention Margin

### SRAM Cell/Array


- Hold (retention) stability
- Read stability
- Write stability
- Read access time




### SRAM Operation




### 6T-SRAM Array Basics – Write Operation



### 6T-SRAM Array Basics – Read Operation



## SRAM Design – Hold (Retention) Stability





- Scaling trend:
  - Increased gate leakage + degraded  $I_{ON}/I_{OFF}$  ratio
  - Lower  $V_{DD}$  during standby
  - PMOS load devices must compensate for leakage

HECS2418 L13 SRAM1


## Retention Stability

- Would like to reduce supply in standby



HECS2418 L13 SRAM1


## Monte-Carlo Simulation of DRV Distribution



HECS2418 L13 SRAM1

## Vmin Distribution

- Aggregate minimum operating voltage
- Digital test under supply sweep



M. Ball, IEDM'06


HECS2418 L13 SRAM1

## 4.C Static Read/Write Margins



HECS2418 L13 SRAM1

## Read Stability – Static Noise Margin (SNM)



- Read SNM is the contention between the two sides of the cell under read stress.


$$\Delta V_{Th} \propto \frac{1}{C_{OX} \sqrt{WL}}$$

Due to RDF

E. Seevinck, JSSC 1987

HECS2418 L13 SRAM1

## Read SNM - Measurements




- Read margin vs. retention margin

Bhavnagarwala, IEDM'05


HECS2418 L13 SRAM1

## Read Stability – N-Curve



- A, B, and C correspond to the two stable points A and C and the meta-stable point B of the SNM curve

- When points A and B coincide, the cell is at the edge of stability and a destructive read can occur




Grossar, JSSC'06

HECS2418 L13 SRAM1

16


## Write Stability – Write Noise Margin (WNM)



- Writeability is becoming harder with scaling
- Optimizing read stability and writeability at the same time is difficult

A. Bhavnagarwala, IEDM 2005

## Writeability – BL/WL Write Margins




- Highest BL voltage under which write is possible when BLC is kept precharged
- Difference between VDD and lowest WL voltage under which write is possible


17

IECS2418 L13 SRAM1

## Write Stability – Write Current (N-Curve)




- Minimum current into the storage node



C. Wann et al., IEEE VLSI-TSA 2005


## The Conflict Between Read and Write



19

## V<sub>Th</sub> Window

- Assuming global spread



Yamaoka, ISSCC'05




## 4.D Dynamic Margins

21

IECS2418 L13 SRAM1


## 6-T SRAM Static/Dynamic Stability





- Read Margin
  - SNM: pessimistic
- Write Margin
  - WNM: optimistic
- Introduction to dynamic margins
  - Three failure modes: read stability, writeability and read access time

IECS2418 L13 SRAM1

## Dynamic Write Stability



- $T_A < T_{write} < T_B$
- $T_{write}$  = dynamic write stability
- Static margins are optimistic






Khatil, TVLSI'08

23

IECS2418 L13 SRAM1

24




## Dynamic Read Stability



- $T_A < T_{read} < T_B$
- $T_{read} = \text{dynamic read stability}$
- Static margins are pessimistic

Khalil, TVLSI '08

## Dynamic Read Access




- $T_A < T_{access} < T_B$
- $PD_1$  and  $PG_1$  are critical

Khalil, TVLSI '08


## SRAM Overall Vmin

- Both read and write
- Some contradicting data



## SRAM Vmin Scaling Trend

- SRAM voltage often higher than logic



J. Chang, ISSCC'20

## Next Lecture

- Peripheral circuits
- SRAM assist techniques
- Alternatives to 6T SRAM