

EE241B : Advanced Digital Circuits

Lecture 14 – SRAM 2

Borivoje Nikolić



March 4, 2020, AnandTech

El Capitan Supercomputer Detailed: AMD CPUs & GPUs to drive 2 Exaflops of compute.

Back in August, the United States Department of Energy and Cray announced plans for a third United States exascale supercomputer, El Capitan. Scheduled to be installed in Lawrence Livermore National Laboratory (LLNL) in early 2023.

Announcements

- Quiz 2 on Thursday
- Please send me links to your project web pages
- Assignment 3 due next week
- Project midterm reports due next week

Midterm report

Title (Meaningful)

Names

Abstract (5 sentences)

1. Subject area; Problem statement
2. Context; define state of the art
3. Key contribution
4. Basis for comparison
5. Summary of results

1. Introduction

2. Summarize the proposed techniques
3. Set up environment for comparison

4. Hypothesis to be tested / comparison of other people's results
5. Conclusion

References


4-pages (2 columns)

Outline



- **Module 4**
 - SRAM dynamic margins
 - Assist techniques



4.C Static Read/Write Margins




Writeability – BL/WL Write Margins




- Highest BL voltage under which write is possible when BLC is kept precharged



- Difference between VDD and lowest WL voltage under which write is possible




Write Stability – Write Current (N-Curve)



- Minimum current into the storage node




Write Current Margin I_{CH}



V_{Th} Window

- Assuming global spread




Yamaoka, ISSCC'05

66




4.D Dynamic Margins

6-T SRAM Static/Dynamic Stability



(a) read failure criterion



(b) write failure criterion

- Read Margin

- SNM: pessimistic


- Write Margin

- WNM: optimistic

- Introduction to dynamic margins


- Three failure modes: read stability, writeability and read access time

Dynamic Read Access




- $T_A < T_{\text{access}} < T_B$
- PD_1 and PG_1 are critical

Khalil, TVLSI '08




\leftarrow
 \leftarrow
 $< V_{OS}$



$> V_{OS}$


SRAM Overall V_{min}

- Both read and write
- Some contradicting data



SRAM Vmin Scaling Trend

- SRAM voltage often higher than logic



read stable
but need
write assist

- J. Chang, ISSCC'20






4.E SRAM Peripheral Circuits

Peripheral Circuits in SRAM

- Decoders (and pre-decoders)
- Column circuitry: read, write, multiplex, mask
- Write assist techniques
- Read assist techniques
- Redundancy
- BIST (Built-In Self-Test)
- ECC (Error correction)
- Power management




SRAM Array




zen
 AMD Zen2
 ISSCC'20
 SA →
 3 NMOS ⇒ 2 NMOS

Array Adjustments

Array back bias, to compensate for systematic variations



NMCs



↑ whole array (systematic)


May be useful in technologies with strong body effect

FD SOI



4.F SRAM Assist Circuits /

Dynamic V_{DD} Implementation



- VCC selection is along column direction to decouple the read & write