

# EE241B : Advanced Digital Circuits

## Lecture 15 – SRAM 3

Borivoje Nikolić



March 11, 2020, EE Times

**Startup Ampere Attacks Intel's Strength:** Startup Ampere Computing said it is shipping an Arm-based, 80-core processor, a chip it is positioning as the world's first "cloud-native" processor. Called the Altra, it was designed to process the workloads that are typically handled in the cloud, while also drawing significantly less power than the average CPU.

# Announcements

- Quiz 2 today
- Project midterm reports due next Thursday (March 19)
- Assignment 3 due next week
- Reading - comprehensive (and optional)
  - Horiguchi, Itoh, *Nanoscale Memory Repair*, Springer, 2011.
  - Itoh, Horiguchi, Tanaka, *Ultra-Low Voltage Nano-Scale Memories*, Springer 2007.
  - Zimer, TCAS '14

# Outline


- **Module 4**
  - SRAM assist techniques
  - Sense amps



## 4.F SRAM Assist Circuits



# Dynamic $V_{DD}$ Implementation




- $V_{DD} =$   
VCC selection is along column direction to decouple the read & write

Zhang, ISSCC'05


# Floating VDD Technique

- W/o second supply






# Collapsing $V_{DD}$ Technique







# Collapsing $V_{DD}$ Technique







# Negative BL



→ delay to maintain reliability

- Arsovski, ISSCC'11

# Capacitive Write Assist + WL Underdrive




S. Ohbayashi, VLSI 2006




# WL Underdrive

- Sensing appropriate WL voltage



Carlson, CICC'08



Nho, ISSCC'10



# Pulsed WL/BL








Fig. 4: Pulsed BL (PBL) scheme

# Pulsing WL

Wordline pulse shape




Generating boost




- Sinangil, ISSCC'2011

## Write Assist Techniques

- Negative Bit-Line (NBL):
  - increase PG1 and PU2 strength
- Improve both contention and recovery




## NBL Scheme



# ISSCC'18 - 10nm Read Assist


- Wordline underdrive



- WLUD-RA for improved stability margin (1.5% area)

# ISSCC'18 - 10nm SRAM

- Transient voltage collapse




- WLUD-RA for improved stability margin (1.5% area)
- TVC-WA to reduce PU:PG contention (3.3% area)



# SRAM In Practice



- 7nm AMD Zen2 (Singh, ISSCC'20)




# SRAM In Practice

- 7nm AMD Zen2 (Singh, ISSCC'20)

- Moving bitline precharge to VDD creates both bitcell stability and writeability challenges
- High level of configurability allows for silicon flexibility




# SRAM Failure Rates




Readability, writeability, and read-stability failure rates for a 28nm 6T SRAM bitcell


# Effect of bitline capacitance



# Effect of clock period





# Effect of Assist Techniques





# How Do They Stack Up?

- 28nm bulk CMOS



8

(b)