

# EE241B : Advanced Digital Circuits

## Lecture 16 – SRAM Options

Borivoje Nikolić



March 16, 2020, Check: <https://www.projectpenair.org/>

### Announcements

- Project midterm reports postponed until Tuesday, March 31
- Assignment 3 postponed until Thursday, April 2.
- Reading – req'd
  - Markovic et al, Methods for true energy-performance optimization, IEEE Journal of Solid-State Circuits, vol. 39, no.8, pp. 1281-1293, August 2004.
  - Chandrakasan and Brodersen, Low power CMOS digital design, IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1995.
- Recommended
  - Zyuban et al, Integrated Analysis of Power and Performance for Pipelined Microprocessors, IEEE Trans. on Computers, vol.53, no. 8, August 2004.

### Outline

- Module 4
  - Sense amp timing
  - Redundancy and ECC




### 4.G Sense-Amp Timing

### SRAM Periphery Design

- SRAM periphery:
  - Decoders (covered in EECS251A)
  - Bitline design and sense-amps


### Sense-Amp Triggering

- Some older techniques




### Sense-Amp Triggering

- Replica bitline




### Multiplicative Replica Bitline

- Conventional replica



- Multiplicative replica







## 4.H Redundancy and ECC

### Redundancy and ECC

- Redundancy
  - Spare columns (or rows)
  - Selected at test via eFuse
  - Possible to dynamically program redundancy
- ECC
  - Error detection/correction codes
  - Parity
  - SEDED
  - DETECTED


### Redundancy

- Principle



Horiguchi, Itoh, Springer 2011.

- Columns



McPartland, CICC'00.

### Redundancy

- Effectiveness (Bickford, 2008)




Figure 1: Modeled Yield impact comparison for 65 nm SRAM compiler. Vmin cell fail rate used in analysis shown in the left chart is 5.10 sigma. Vmin cell fail rate used in the analysis shown in the right chart is 5.20 sigma. 147 Kbit segment is a standardized array size block segment used for comparison purposes


### Error Correction

- Parity (SED)



- SEDED

- DETECTED

### Multi-bit Errors



Ref: K. Osada et al., [11].





Kawahara, ISSCC'07 tutorial



### Soft Errors

- From packaging and cosmic rays
- Packaging:
  - Lead contains Po-210 -> (5 days) -> Bi-210 -> (22.3 years) -> Pb-210
  - Or Po-210 -> (138.4 days) -> Pb-210
  - Need 'old lead'
- Cosmic rays
  - Large particles collide with Earth's atmosphere to produce alpha (and other) particles

### Multi-bit Errors




Ref: K. Osada et al., [11].




Kawahara, ISSCC'07 tutorial

## Multi-bit Errors



IECS2418 L16 SRAM OPTIONS

## Multi-bit Errors: Interleaving



IECS2418 L16 SRAM OPTIONS

## 4.I Options for Scaling




IECS2418 L16 SRAM OPTIONS


## SRAM Scaling

### Approaching fundamental limits:

- Don't scale cell size
- Increase transistor count (from 6)
- Change technology (e.g. channel material)
- eDRAM
- NVRAM
- Or something else...




## 8-SRAM



- Dual-port read/write capability (register-file-like cells)
- N0, N1 separates read and write
  - No Read SNM constraint
  - Half-selected cells still undergo read
- Stacked transistors reduce leakage

L. Chang, VLSI Circuits 2005

## V<sub>min</sub> Scaling Projections



• Itoh, ISSCC'09


## 4.J SRAM Alternatives



IECS2418 L16 SRAM OPTIONS

## eDRAM

- Process cost: Added trench capacitor



23

## Crosspoint Memories

- Barrett, IRE Trans. Comp. 1961.





Fig. 2—Memory structure.  $I_1$  and  $I_2$  are access drive currents to core-selection switch. Presence or absence of a magnet over a twistor-strip solenoid crosspoint yields a "zero" or "one." Signals observed between twistor and return wire.


## Crosspoint Memories



- Neale, Nelson, Moore, Electronics'70
- 16 x 16 array (256b) of 'read-mostly memory'




## Crosspoint Memory



- Four modes


- Form
- Set
- Reset
- Read

### Endurance



## 3D Crosspoint Arrays

- Kau, IEDM'09





- Yeh, JSSC'15

- Ou, JSSC'11

## Crosspoint Arrays

- Read and sneak currents



Boe, TED 4/17

## Next Lecture

- Low-power design
- Power-performance tradeoffs