inst.eecs.berkeley.edu/~ee241b

EE241B : Advanced Digital Circuits

Lecture 19 – Supply Voltage Borivoje Nikolić

April 2, AnandTech: Intel Details 10th Gen Comet Lake-H for 45 W Notebooks: Up to 5.3 GHz*



*This CPU can hit this frequency on two cores, when the system is both within its secondary power limits but also Intel's Thermal Velocity Boost is enabled, which means there has to be additional thermal headroom in the system (and it has to be enabled by the OEM). This allows the CPU to go from 5.1 GHz to 5.3 GHz. Every Intel Thermal Velocity Boost enabled CPU requires OEM support in order to get those extra two bins on the single core frequency.





Announcements

- Assignment 3 due today, April 2.
 - Quiz next Tuesday, end of class




Outline

- Module 5
 - Circuit-level power-performance tradeoffs
 - Reducing supply voltage



Architectural Tradeoffs

• H, Mair, ISSCC'20







5.D Circuit-Level Tradeoffs





Alpha-Power Based Delay Model Out In C_{I} Ν $t_{pi} = \frac{K_d V_{DD}}{(V_{DD} - V_{Th})^{\alpha}} \left(1 + \frac{C_{L,i}}{C_{in,i}}\right)$ $D = \sum t_{pi} = \sum \frac{K_d V_{DD}}{(V_{DD} - V_{Th})^{\alpha}} \left(1 + \frac{W_{L,i}}{W_{in i}} \right)$




Energy Models

Switching

$$E_{Sw} = \alpha_{0 \rightarrow 1} \left(C_{L,i} + C_{\text{int},i} \right) V_{DD}^{2}$$

Leakage

$$E_{Lk} = W_{ln}I_0 e^{\frac{-(V_{Th} - \gamma V_{DD})}{nV_t}}V_{DD}D$$



Sizing, Supply, Threshold Optimization

- Transistor sizing can yield large power savings with small delay penalties
 - Gate sizing
 - Beta-ratio adjustments


 $\beta = Wp/Wn$

- (Stack resizing)
- Supply voltage affects both active and leakage energy
- Threshold voltage affects primarily the leakage

elay penalties



Apply to Sizing of an Inverter Chain





Constrained Optimization

- Find min(D) subject to $E = E_{max}$
 - Constrained function minimization
- E.g. Lagrange multipliers

$$\Lambda(x) = D(x) + \lambda(E(x) - E_{\max})$$

$$\mathbf{K}(\mathbf{x}) = \mathbf{E}(\mathbf{x}) + \lambda(\mathbf{z})$$

Or dual:

$$\frac{\partial \Lambda}{\partial \mathbf{X}} = \mathbf{0}$$

• Can solve analytically for $x = W_{i}, V_{DD}, V_{Th}$

EECS241B L19 SUPPLY




$D - D_{\max})$



Inverter Chain: Sizing Optimization



Inverter Chain: Sizing Optimization



- Variable taper achieves minimum energy
- Reduce number of stages at large d_{inc}





Sensitivity to Sizing and Supply


• Gate sizing (W_i)

$$\frac{\partial E_{sw}}{\partial W_{j}} = \frac{e_{j}}{\tau_{nom} \left(f_{j} - f_{j-1}\right)}$$

∞ for equal
$$(D_{min})$$

• Supply voltage (V_{dd}) ∂E_{sw}

$$-\frac{\partial E_{sw}}{\partial V_{DD}} = \frac{E_{sw}}{D} 2 \frac{1 - x_v}{\alpha - 1 + x_v}$$



$$\mathbf{x}_{\mathbf{v}} = (\mathbf{V}_{Th} + \Delta \mathbf{V}_{Th}) / \mathbf{V}_{dd}$$








• Threshold voltage (V_{th})

$$-\frac{\partial E}{\partial \Delta V_{Th}} = P_{Lk} \left(\frac{V_{DD} - V_{Th} - \Delta V_{Th}}{\alpha n V_t} - 1 \right)$$

Low initial leakage ⇒ speedup comes for "free"









Power / Energy Optimization Space

| | Constant Through | put/Latency | Variable Thr | oughput/Late |
|---------|---|--------------|---|-------------------|
| Energy | Design Time | Sleep Mode | | Run Tim |
| Active | Logic design Scaled V _{DD} Trans. sizing Multi-V _{DD} | Clock gating | | DFS, DV |
| Leakage | Stack effects Trans sizing Scaling V _{DD} + Multi-V _{Th} | | ep T's Variable V _{Th} Itrol | DVS Variable \ |



Energy-Performance Tradeoffs

| Enable Time/ Perf. Impact | Design Time | Run Time |
|------------------------------|---|--|
| Near-zero perf. penalty | Clock gating Architectural switching reduction Multi-V _{Th} | Dynamic V _{DD} Dynamic V _{Th} |
| True tradeoffs | Fine-granularity clock gating V _{DD} , V _{TH} adjustments Multi-V _{DD} Sizing, logic styles Stack forcing | Power gating |






5.E Scaling Supplies



Power / Energy Optimization Space

| | Constant Throughp | out/Latency | Variable Th | roughput/Lat |
|---------|---|-------------|--|-----------------|
| Energy | Design Time | Slee | o Mode | Run Tir |
| Active | Logic design Scaled V _{DD} Trans. sizing Multi-V _{DD} | Clock | c gating | DFS, D |
| Leakage | Stack effects Trans sizing Scaling V _{DD} + Multi-V _{Th} | | ep T's Variable V _{Th} trol | DVS Variable |








Supply Voltage Adjustment

- How to maintain throughput under reduced supply?
- Introducing more parallelism/pipelining
 - Area increase
 - Cost/power tradeoff
- Multiple voltage domains
 - Separate supply voltages for different blocks
 - Lower VDD for slower blocks
 - Cost of DC-DC converters
- Dynamic voltage scaling with variable throughput
- Reducing V_{TH} to improve speed
 - Leakage issues








 $\frac{(C_{L}) * (2)^{2}}{(C_{L}) * (5)^{2}}$


Reducing V_{DD}

32nm process






Lower V_{DD} Increases Delay



• Relatively independent of logic function and style.



Trade-off Between Power and Delay




Two Types of Processing

- Fixed-rate processing (e.g. signal processing for multimedia or communications)
 - Stream-based computation
 - No advantage in obtaining throughput in excess of the real-time constraint
- Variable-rate or burst-mode computation (e.g. general purpose computation)
 - Mostly idle (or low-load) with bursts of computation
 - Faster is better



Architecture Trade-off for Fixed-rate Processing Reference Datapath



| | NAME AND ADDRESS OF TAXABLE PARTY. | The second second second second | 12010-000 |
|------|--|--|-----------|
| 5.66 | 100 H 100 H 100 H | ALC: NO. | 2 1 |
| 144 | Contraction of the | 1 | 것 않 |
| 1.00 | Constant of | THE COLUMN | 11.1.40 |
| | | PRE 257580 | 0.0 |
| 100 | | | 100 |
| | and the second | 10.00 | 지난 최 |
| | POINT PROPERTY. | THE R. LEWIS | 1.1.20 |
| 100 | C. Contraction | 200 - C 100 | 20 |
| 124 | Contraction of the local division of the loc | | 장태 |
| 141 | OTTO DESCRIPTION OF | COLUMN TWO IS NOT | 20.00 |
| 1000 | Constant Sector | THE REPORT OF TH | 100-00 |
| | | | |

Area = 636 x 833 μ^2


- Critical path delay \Rightarrow T_{adder} + T_{comparator} (= 25ns) \Rightarrow $f_{ref} = 40Mhz$
- Total capacitance being switched = C_{ref}

•
$$V_{dd} = V_{ref} = 5V$$

• Power for reference datapath = $P_{ref} = C_{ref} V_{ref}^2 f_{ref}$ from [Chandrakasan92] (*IEEE JSSC*)




Parallel Datapath



- Area = 1476 x 1219 μ^2
- The clock rate can be reduced by half with the same throughput $\Rightarrow f_{par} = f_{ref} / 2$
- $V_{par} = V_{ref} / 1.7$, $C_{par} = 2.15C_{ref}$
- $P_{par} = (2.15C_{ref}) (V_{ref}/1.7)^2 (f_{ref}/2) \approx 0.36 P_{ref}$



Pipelined Datapath



- Critical path delay is less \Rightarrow max [T_{adder}, T_{comparator}]
- Keeping clock rate constant: $f_{pipe} = f_{ref}$ Voltage can be dropped \Rightarrow V_{pipe} = V_{ref} / 1.7
- Capacitance slightly higher: $C_{pipe} = 1.15C_{ref}$
- $P_{pipe} = (1.15C_{ref}) (V_{ref}/1.7)^2 f_{ref} \approx 0.39 P_{ref}$



A Simple Datapath: Summary

| Architecture type | Voltage | Area | Power |
|--|---------|------|-------|
| Simple datapath (no pipelining or parallelism) | 5V | 1 | 1 |
| Pipelined datapath | 2.9V | 1.3 | 0.39 |
| Parallel datapath | 2.9V | 3.4 | 0.36 |
| Pipeline-Parallel | 2.0V | 3.7 | 0.2 |



Next Lecture

- Low-power design
 - Multiple supplies
 - Dynamic voltage scaling

