
inst.eecs.berkeley.edu/~ee241b

EE241B : Advanced Digital Circuits

Lecture 22 – Reducing Leakage Borivoje Nikolić



Sweetfarm.org/goat-2-meeting:

Invite a goat or a llama to a zoom meeting

https://www.sweetfarm.org/goat-2-meeting



Announcements

• Assignment 4 due next Friday.


- Reading
 - Rabaey, LPDE, Chapter 8





Outline

- Module 5
 - Clock gating
 - Leakage reduction during design time and runtime





5.G Reducing Switching Activity Through Logic Design





Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Late	
Energy	Design Time	Slee	p Mode	Run Tin
Active	Logic design Scaled V _{DD} Trans. sizing Multi-V _{DD}	Clock gating		DFS, DV
Leakage	Stack effects Trans sizing Scaling V _{DD} + Multi-V _{Th}		ep T's Variable V _{Th} Itrol	+ Variable









EECS241B L22 LEAKAGE

Basic Idea


- $E \sim \alpha C V^2$
- Reduce switching activity, α , through logic and architectural transformations
- Many options
 - Switching activity lower with deeper logic
 - Pipelining has significant effect
 - Reduce the number of clocked devices in a flip-flop
 - e.g. group generation of clk_b
 - A few logic ideas follow







Circuit-Level Activity Encoding










Number Representation

Input signals are noise most of the time



• Sign-extension activity significantly reduced using sign-magnitude representation






5.H Clock Gating




Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Lat	
Energy	Design Time	Slee	Sleep Mode	
Active	Logic design Scaled V _{DD} Trans. sizing Multi-V _{DD}	Clock gating Sleep T's Multi-V _{DD} Variable V _{Th} + Input control		DFS, D\
Leakage	Stack effects Trans sizing Scaling V _{DD} + Multi-V _{Th}			DVS, Variable










EECS241B L22 LEAKAGE

11

Clock Gating


• Enabling clock needs to be synchronized





Clock Gating Efficiently Reduces Power

Without clock gating



90% of F/F's were clock-gated.

70% power reduction by clockgating alone.

Courtesy M. Ohashi, Matsushita, ISSCC 2002

EECS241B L22 LEAKAGE





896Kb SRAN

13

Clock Gating

EN Signels

ARM Cortex-A9 Technical Reference Manual:

Dynamic high level clock gating activity

• Core level gdt. • Syster-level got

When dynamic high level clock gating is enabled the clock of the integer core is cut in the following cases:


- the integer core is empty and there is an instruction miss causing a linefill
- the integer core is empty and there is an instruction TLB miss
- the integer core is full and there is a data miss causing a linefill
- the integer core is full and data stores are stalled because the linefill buffers are busy.


When dynamic clock gating is enabled, the clock of the system control block is cut in the following cases:

- there are no system control coprocessor instructions being executed
- there are no system control coprocessor instructions present in the pipeline
- performance events are not enabled
- debug is not enabled.

When dynamic clock gating is enabled, the clock of the data engine is cut when there is no data engine instruction in the data engine and no data engine instruction in the pipeline.


CORE EN EECS241B L22 LEAKAGE








Local Clock Gating







. VCD



Local Clock Gating






'Clock on demand' Flip-flop



Complex Designs



Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Lat	
Energy	Design Time	Sleep Mode Clock gating Sleep T's Multi-V _{DD} Variable V _{Th} + Input control		Run Tin
Active	Logic design Scaled V _{DD} Trans. sizing Multi-V _{DD}			DFS, DV
Leakage	Stack effects Trans sizing Scaling V _{DD} + Multi-V _{Th}			DVS, Variable








Plan For the Rest of the Semester

- 4 more lectures (including today's):
 - Finish low power (2 lectures)
 - Supplies, clocks and their interaction
- Homework 4 due on April 24th
 - Quiz 4 on April 28th
- Final on April 30th
 - 80 minutes, open everything
- Final presentations, May 4
 - Final reports due on May 4





5.1 Lowering Leakage During Design: Multiple Thresholds








Power /Energy Optimization Space


	Constant Throughput/Latency		Variable Throughput/Late	
Energy	Design Time	Sleep Mode Clock gating Sleep T's Multi-V _{DD} Variable V _{Th} + Input control		Run Tim
Active	Logic design Scaled V _{DD} Trans. sizing Multi-V _{DD}			DFS, DV
Leakage	Stack effects Trans sizing Scaling V _{DD} + Multi-V _{Th}			DVS, Variable V






Technology Options

• Multiple thresholds, each spaced 50-100mV apart (5-10x less leakage)



70

EECS241B L22 LEAKAGE




GP 2-3 V



22

Using Multiple Thresholds

- Cell-by-cell V_T assignment (not block level)
 Allows us to minimize leakage
- Achieves all-low-V performance



4VT


9011

Critical

polic


High V_T


Low V_T



_o Typical Technologies

- 2-3 Thresholds
 - To choose from 4-6 in a node
 - In bulk and finfet, but not in FDSOI (unless doped)
 1 27FDY
- Threshold voltage diff \sim 5-10x in leakage





O. I PLEAK , ovig.






5.1 Lowering Leakage During Design: Longer Channels






Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Late	
Energy	Design Time	Sleep Mode Clock gating Sleep T's Multi-V _{DD} Variable V _{Th} + Input control		Run Tim
Active	Logic design Scaled V _{DD} Trans. sizing Multi-V _{DD}			DFS, DV
Leakage	Stack effects Trans sizing Scaling V _{DD} + Multi-V _{Th}			DVS, Variable V







BP 02-00 DD ΔD

HUTSIT, LUT, ULUT PB. PBO, PBZ, PB4,... 27

Poly Bias

• 28FDSOI example

