

inst.eecs.berkeley.edu/~ee241b

https://www.eetimes.com

Outline

- Module 5
 - Dynamic threshold scaling
 - Optimal thresholds and supplies
- Module 6
 - Clock generation



Announcements

• Quiz on Tuesday

• Last lecture on Tuesday • Final on Thursday, April 30

• Reading: Wong, JSSC, 2006

• Project presentations on Monday, May 4

• Assignment 4 due on Friday.

5.M Dynamic Threshold Scaling

Dynamic Body Bias (Bulk) ISSCC'96 pp.166-167 V_{DD}+3.3V @standby VTCMOS : n-well VBB DD+0.5V @active mic Vth control for w power through backgate bias - 0.55V @standby - 0.15V @active V_{DD} rdh example: VТ (SATS) or (SPR) or (SATS + SPR) 0.15V @active GND 0.55V @standby - 0.5V @active p-well V_{BB.} - 3.3V @standby Switches between active and sleep





Active mode

Forward body bias (FBB) Local V_{cc} tracking

Idle mode

Reverse body bias (RBB) Triple well needed Tschanz, ISSCC'03

Total Active Power Savings (Fixed activity: $\alpha = 0.05$) Number of consecutive active cycles (T $_{\rm ON})$ 50000 5000 50 500 20% PMOS sleep transistor (1.32V) savings Max 18% 15% Body bias (1.28V): power 10% active: FBB, idle: ZBB Max 8% Total 5% Power savings for T_{OFF} > ~100 idle cycles 0% 10 10000 100000 1000000 100 1000 Number of consecutive idle cycles (T_{OFF})

Reference: 450mV FBB to core with clock gating, 1.28V, 4.05GHz, 75°C

Generating Back-Bias

- Tradeoff speed of charging and discharging well caps
- Often measure V_{BB} indirectly (leakage)
- Challenge: Generating $-V_{SS}$
- 28nm FDSOI implementation



Generating Back Bias











• Able to track ~200mV supply droops and maintain constant frequency (measured by a replica) by back-bias adjustments

Body Biasing and Variations

- Body biasing with a local control loop can be used to lower the impact of process variations
- Used to limit die-to-die and within-die variations



5.N Dynamic Threshold Scaling and Variations

Self-Adjusting Threshold-Voltage Scheme (SATS)

• Older bulk technologies had stronger body effect



Techniques Summary (around 130nm node)



Dynamic Frequency Loop in FDSOI



Quelen, ISSCC'18



Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Latency	
Energy	Design Time	Sleep Mode		Run Time
Active	Logic design Scaled V _{DD} Trans. sizing Multi-V _{DD}	Clock gating		DFS, DVS
Leakage	Stack effects Trans sizing Scaling V _{DD} + Multi-V _{Th}	Sleep T's Multi-V _{DD} Variable V _{Th} + Input control		+ Variable V _{Th}



5.0 Optimal V_{DD} , V_{Th}







Voltage-Controlled Delay Line

• Delay controlled by voltage with proportionality K_{DL}











• PLL is locked when the phase difference is zero

Filte

CP D

vco

- Second/third order loop
- ${}^{\bullet}$ $\div N$ for frequency synthesis (and x M)

PD

- Filters input jitter
- Accumulates phase error



 $\omega_{out} = \omega_{FR} + K_{VCO}V_{ctrl}$

Example VCO

• Ring-oscillator-based VCO: RC loaded





Charge Pump

• Push/pull current source operation





• The key difference is in the VCDL vs. VCO transfer characteristics • VCO integrates (accumulates) phase $H_{\rm VCO}({\rm s})=K_{\rm VCO}/{\rm s}$



• Oscillation frequency controlled by voltage



K_{vco}

– free-running frequency

Charge-Pump PLL Charge Pump PLL with a Zero • Charge pump PLL has a stability problem • Compensation by adding a zero PFD vco DN ± c, ± c, > Phase transfer function $H(s) = \frac{\frac{K_{PFD}}{s} \cdot \frac{K_{VCO}}{s}}{1 + \frac{K_{PFD}}{s} \cdot \frac{K_{VCO}}{s}}$ $=\frac{K_{PFD}K_{VCO}}{s^2+K_{PFD}K_{VCO}}$ Charge Pump PLL with a Zero Higher Order Loops • Another pole naturally exists • Filters the control voltage V_{CTRL} • Lowers phase margin • Reduces the lock gange UP DN PFD νсο Phase Noise at the PLL Input VCO Phase Noise • Low-pass characteristic • High-pass characteristic $\Phi_{\rm out}$ VCO LPF LPF vco $H(s) = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$ $\frac{\Phi_{out}(s)}{\Phi_{VCO}(s)} = \frac{s(s + \omega_{LPF})}{s^2 + 2\zeta \omega_n s + \omega_n^2}$ $|\log \Phi_{\rm out}/\Phi_{\rm in}|$ $|\log \Phi_{\rm out}/\Phi_{\rm VCO}|$ ω ω

Next Lecture

• Finish clocks and supplies

• Finale