inst.eecs.berkeley.edu/~ee241b

EE241B : Advanced Digital Circuits

Lecture 7 – Static Timing **Borivoje Nikolić**

February 7, 2020, (Inc.) Elon Musk Says He's About to Deliver the **Future of High-Speed Internet.**

Get your investment dollars ready.

Elon Musk has been saying for years that he believes the future of the internet resides in space. And now he's planning to make a major change that could facilitate that transition sooner rather than later.

In a move that could send shock waves through the internet space, SpaceX is planning to spin out its Starlink satellite-based internet service into its own entity. It'll also make Starlink public, allowing investors to get a piece of what Musk believes is the future of internet connectivity.







Announcements

- Homework 1 due on February 17
- No class on February 18 (ISSCC)
- Project abstracts due on February 20
 - Teams of 2
 - Title
 - One paragraph
 - 5 relevant references



Outline

- Module 2
 - Standard cells
 - Static timing

EECS241B LO7 STATIC TIMING

 \square





2.L Delay Revisited





Input Slope Dependence



- One way to analyze slope effect
 - Plug non-linear I-V into diff. equation and solve...
- Simpler, approximate solution:
 - Use V_{ThZ} model



Slope Analysis

- For falling edge at output:
 - For reasonable inputs, can ignore I_{PMOS}
 - \bullet Either V_{DS} is very small, or V_{GS} is very small
- So, output current ramp starts when $V_{in} = V_{ThZ}$
 - Could evaluate the integral
 - Learn more by using an intuitive, graphical approach



Slope Dependence











Slope Dependence

EECS241B L07 STATIC TIMING



 Consider step input whose output crosses $V_{DD}/2$ at same





Slope Dependence







Result Summary

• For reasonable input slopes:

$$t_{p,ramp} = t_{p,step} + \frac{V_{ThZ}/2}{k_r} = t_{p,step} + \frac{V_{ThZ}}{V_{DD}}t_{p,in}$$

• For
$$t_{p,avg'}$$
, V_{ThZ} is $(V_{ThZN} + V_{ThZP})/2$

- V_{ThZ}/V_{DD} typically ~1/3-1/2 at nominal supplies
- Propagation delay is a function of
 - Drive strength (R_{ea})
 - Load (C_1)
 - Input rise/fall time (which is proportional to the propagation delay of the previous gate)

Model vs. Spice Data

- For reasonable input slope
 - Model matches
 Spice very well
- Model breaks with very large t_r
 - Input looks "DC" traces out VTC
 - Have other problems here anyways
 - Short-circuit current



Signal Arrival Times

• NAND gate:





Signal Arrival Times

• NAND gate:





Simultaneous Arrival Times

• NAND gate:







Key Point

- Timing of a cell is set by its load and input rise/fall time
 - Enables static delay computation
- Circuits described as graphs
 - Timing as a graph solving problem





2.M Standard Cell Library





Standard Cell Library

- Contains for each cell:
 - Functional information: cell = a *b * c
 - Timing information: function of
 - input slew
 - intrinsic delay
 - output capacitance

non-linear models used in tabular approach

- Physical footprint (area)
- Power characteristics
- Noise senistivity
- Wire-load models function of
 - Block size
 - Fan-out

K. Keutzer, EE244



Synopsys Delay Models

• Linear (CMOS2) delay model





Example Cell Timing

• From Synopsys training materials

From pin: U28/A To pin: U28/Z cell arc type : unate arc sense : Input net transition times: Dt rise = 0.1458, Dt fall = 0.0653 Rise Delay computation: rise intrinsic 0.48 +rise_slope * Dt_rise 0 * 0.1458 + rise_resistance * (pin_cap + wire_cap) / driver_count 0.1443 * (2 + 0) / 1rise_transition_delay : 0.2886 Total 0.7686



Cell Characterization (Linear Model)

```
timing() {
cell(NAND2) {
                                       intrinsic_rise : 0.34;
  area : 1;
                                       intrinsic fall : 0.24;
 pin(X) {
                                       rise resistance : 3.4;
   function : "(A B)'";
   direction : output;
                                       fall resistance : 1.4;
                                       edge rate sensitivity r0 : 0.24;
   edge rate rise : 0.24;
   edge rate fall : 0.14;
                                       edge_rate_sensitivity_f0 : 0.14;
   edge_rate_load_rise : 5.4;
                                       edge rate sensitivity r1 : 0.14;
   edge rate load fall : 3.4;
                                       edge_rate_sensitivity_f1 : 0.04;
   timing()
                                       related pin : "B";
   intrinsic rise : 0.34;
   intrinsic fall : 0.24;
   rise resistance : 3.4;
                                     pin(A)
   fall resistance : 1.4;
                                       direction : input;
   edge_rate_sensitivity_r0 : 0.24;
                                       capacitance : 0.10;
   edge_rate_sensitivity_f0 : 0.14;
   edge_rate_sensitivity_r1 : 0.14;
                                     pin(B) {
   edge rate sensitivity f1 : 0.04;
                                       direction : input;
   related pin : "A";
                                        capacitance : 0.10;
```





Synopsys Nonlinear Delay Model (NLDM)



Cell rise •

٠

- Fall propagation ٠
- Cell fall ٠
- **Rise transition** ٠
- Fall transition ٠







Synopsys Nonlinear Delay Model

Interpolates between characterization points







Composite Current Source (CCS) Model



Composite current source (time and voltage dependent)

Receiver model

- > A set of capacitance models
- Wire model
- Interpolate







