

UC Berkeley

EE C245 - ME C218 Introduction to MEMS Design Fall 2011

Prof. Clark T.-C. Nguyen

Dept. of Electrical Engineering & Computer Sciences
University of California at Berkeley
Berkeley, CA 94720

Lecture Module 6: Bulk Micromachining

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 1

UC Berkeley

Lecture Outline

- Reading: Senturia Chpt. 3, Jaeger Chpt. 11, Handouts: "Bulk Micromachining of Silicon"
- Lecture Topics:
 - ↗ Bulk Micromachining
 - ↗ Anisotropic Etching of Silicon
 - ↗ Boron-Doped Etch Stop
 - ↗ Electrochemical Etch Stop
 - ↗ Isotropic Etching of Silicon
 - ↗ Deep Reactive Ion Etching (DRIE)
 - ↗ Wafer Bonding

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 2

UC Berkeley


Wafer Bonding

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 3

UC Berkeley

Fusion Bonding

- Two ultra-smooth (<1 nm roughness) wafers are bonded without adhesives or applied external forces
- Procedure:
 - ↗ Prepare surfaces: must be smooth and particle-free
 - ↗ Clean & hydrate: O₂ plasma, hydration, or HF dip
 - ↗ When wafers are brought in contact at room temperature, get hydrogen bonding and/or van der Waals forces to hold them together
 - ↗ Anneal at 600-1200°C to bring the bond to full strength
- Result: a bond as strong as the silicon itself!




Works for Si-to-Si bonding and Si-to-SiO₂ bonding

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 4

Fusion Bonding Example

Below: capacitive pressure sensor w/ fusion-bonded features




[Univ. of Southampton]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 5

Anodic Bonding


- Bonds an electron conducting material (e.g., Si) to an ion conducting material (e.g., sodium glass = Pyrex)
- Procedure/Mechanism:
 - Press Si and glass together
 - Elevate temperature: 180-500°C
 - Apply (+) voltage to Si: 200-1500V
 - (+) voltage repels Na⁺ ions from the glass surface
 - Get net (-) charge at glass surface
 - Attractive force between (+) Si and (-) glass → intimate contact allows fusing at elevated temp.
 - Current drops to zero when bonding is complete



EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 6

Anodic Bonding (cont.)


- Advantage:** high pressure of electrostatic attraction smoothes out defects
- Below:** 100 mm wafers, Pyrex glass 500 μm-thick, 430°C, 800V, N₂ @ 1000 mbar



EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 7

Metal Layer Bonding

- Pattern seal rings and bond pads photolithographically
- Eutectic bonding**
 - Uses eutectic point in metal-Si phase diagrams to form silicides
 - Au and Si have eutectic point at 363°C
 - Low temperature process
 - Can bond slightly rough surfaces
 - Issue:** Au contamination of CMOS
- Solder bonding**
 - PbSn (183°C), AuSn (280°C)
 - Lower-T process
 - Can bond very rough surfaces
 - Issue:** outgassing (not good for encapsulation)
- Thermocompression**
 - Commonly done with electroplated Au or other soft metals
 - Room temperature to 300°C
 - Lowest-T process
 - Can bond rough surfaces with topography




EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 8

Thermocompression Bonding

UC Berkeley

- Below: Transfer of hexsil actuator onto CMOS wafer




[Singh, et al, Transducers'97]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 9


Hexsil MEMS

UC Berkeley

- Achieves high aspect ratio structures using conformal thin films in mold trenches
- Parts are demolded (and transferred to another wafer)
- Mold can be reused
- Design with honeycomb structure for strength



J. Heck, Ph.D.




EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 10

Hexsil MEMS Actuator

UC Berkeley

- Below: Transfer of hexsil actuator onto CMOS wafer




[Singh, et al, Transducers'97]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 11

Silicon-on-Insulator (SOI) MEMS

UC Berkeley

- No bonding required
- Si mechanical structures anchored by oxide pedestals
- Rest of the silicon can be used for transistors (i.e., CMOS compatible)




CMOS Interconnect
Nitride DI Trench
Device Wafer
MEMS Structure
Bonding Oxide
Harden Wafer

	Cross Section	Top View
Silicon		
SiO ₂		
SOI starting material		
Nitride		
Trench and Backfill		
Integrated Circuitry		
Structure definition and release		

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 12


UC Berkeley

SOI MEMS Examples



[Brosnihan]

Micromirror
[Analog Devices]






EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 13

UC Berkeley

The SCREAM Process

- **SCREAM: Single Crystal Reactive Etching and Metallization process**

1. Deposit oxide and photoresist
2. Lithography and oxide etch
3. Silicon etch
4. Coat sidewalls with PECVD oxide
5. Remove oxide at bottom and etch silicon
6. Plasma etch in SF₆ to release structures

Labels in diagram: Photorestat, Oxide, Silicon substrate, Suspended beam, Sharp tip.

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 14