

UC Berkeley

## Boron-Doped Etch Stop

EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    14

UC Berkeley

## Boron-Doped Etch Stop

- Control etch depth precisely with boron doping (p++)
  - $[B] > 10^{20} \text{ cm}^{-3}$  reduces KOH etch rate by 20-100x
  - Can use gaseous or solid boron diffusion
  - Recall etch chemistry:
 
$$\text{Si} + 2\text{OH}^- \rightarrow \text{Si}(\text{OH})_2^{2-} + 4\text{e}^-$$

$$4\text{H}_2\text{O} + 4\text{e}^- \rightarrow 4(\text{OH})^- + 2\text{H}_2$$
  - At high dopant levels, injected electrons recombine with holes in valence band and are unavailable for reactions to give  $\text{OH}^-$
- Result:**
  - Beams, suspended films
  - 1-20  $\mu\text{m}$  layers possible

EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    15

UC Berkeley

## Ex: Micronozzle

- Micronozzle using anisotropic etch-based fabrication
- Used for inkjet printer heads

1. Pattern mask    2. Etch circle in p++

3. Mask front side    4. Anisotropic etch

[Maluf]

EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    16

UC Berkeley

## Ex: Microneedle


- Below: micro-neurostimulator**
  - Used to access central nervous system tissue (e.g., brain) and record electrical signals on a cellular scale
- Wise Group, Univ. of Michigan

Multi-Channel Recording Array Structure

- Selectively diffuse p++ into substrate
- Deposit interconnect pattern and insulate conductors
- Pattern dielectric and metallize recording sites
- Dissolve away the wafer (no mask needed)

EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    17

**Ex: Microneedles (cont.)**



64-Site Multiplexed Stimulating Array

[Wise, U. of Michigan]

- Micromachined with on-chip CMOS electronics
- Both stimulation and recording modes
- 400  $\mu\text{m}$  site separations, extendable to 3D arrays
- Could be key to neural prosthesis systems focusing on the central nervous system


EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 18

**Electrochemical Etch Stop**

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 19

**Electrochemical Etch Stop**


- When silicon is biased with a sufficiently large anodic potential relative to the etchant  $\rightarrow$  get oxidation (i.e., electrochemical passivation), which then prevents etching
- For passivation to occur, current flow is required
- If current flow can be prevented  $\rightarrow$  no oxide growth, and etching can proceed
  - $\hookrightarrow$  Can prevent current flow by adding a reverse-biased diode structure



EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 20

**Electrochemical Etch Stop**

- Electrochemical etch stop
  - $\hookrightarrow$  n-type epitaxial layer grown on p-type wafer forms p-n junction diode
  - $\hookrightarrow V_p > V_n \rightarrow$  electrical conduction (current flow)
  - $\hookrightarrow V_p < V_n \rightarrow$  reverse bias current (very little current flow)
- **Passivation potential:** potential at which thin  $\text{SiO}_2$  film forms
  - $\hookrightarrow$  different for p-Si and n-Si, but basically need the Si to be the anode in an electrolytic setup
- **Setup:**
  - $\hookrightarrow$  p-n diode in reverse bias
  - $\hookrightarrow$  p-substrate floating  $\rightarrow$  etched
  - $\hookrightarrow$  n-layer above passivation potential  $\rightarrow$  not etched



EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 21

### Electrochemical Etching of CMOS

- N-type Si well with circuits suspended f/  $\text{SiO}_2$  support beam
- Thermally and electrically isolated
- If use dual-doped TMAH etchant, Al bond pads safe

[Reay, et al. (1994)]  
[Kovacs Group, Stanford]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 22

### Ex: Bulk Micromachined Pressure Sensors

- Piezoresistivity: change in electrical resistance due to mechanical stress
- In response to pressure load on thin Si film, piezoresistive elements change resistance
- Membrane deflection  $< 1 \mu\text{m}$

[Maluf]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 23

### Ex: Pressure Sensors

- Below: catheter tip pressure sensor [Lucas NovaSensor]
- Only  $150 \times 400 \times 900 \mu\text{m}^3$

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 24

### Deep Reactive-Ion Etching (DRIE)


The Bosch process:

- Inductively-coupled plasma
- Etch Rate:  $1.5\text{--}4 \mu\text{m}/\text{min}$
- Two main cycles in the etch:
  - Etch cycle (5–15 s):  $\text{SF}_6$  ( $\text{SF}_x^+$ ) etches Si
  - Deposition cycle (5–15 s):  $\text{C}_4\text{F}_8$  deposits fluorocarbon protective polymer  $(\text{CF}_2)_n$
- Etch mask selectivity:
  - $\text{SiO}_2 \sim 200:1$
  - Photoresist  $\sim 100:1$
- Issue: finite sidewall roughness
  - scalloping  $< 50 \text{ nm}$
- Sidewall angle:  $90^\circ \pm 2^\circ$


[Maluf]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 25

### DRIE Issues: Etch Rate Variance




- Etch rate is diffusion-limited and drops for narrow trenches
  - Adjust mask layout to eliminate large disparities
  - Adjust process parameters (slow down the etch rate to that governed by the slowest feature)



EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    26

### DRIE Issues: "Footing"

- Etch depth precision
  - Etch stop: buried layer of  $\text{SiO}_2$
  - Due to 200:1 selectivity, the (vertical) etch practically just stops when it reaches  $\text{SiO}_2$
- Problem:** Lateral undercut at Si/ $\text{SiO}_2$  interface → "footing"
  - Caused by charge accumulation at the insulator




EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    27

### Recipe-Based Suppression of "Footing"


- Use **higher process pressure** to reduce ion charging [Nozawa]
  - High operating pressure → concentration of (-) charge increases and can neutralize (+) surface charge
  - Issue:** must introduce as a separate recipe when the etch reaches the Si-insulator interface, so must be able to very accurately predict the time needed for etching
- Adjust etch recipe** to reduce overetching [Schmidt]
  - Change  $\text{C}_4\text{F}_8$  flow rate, pressure, etc., to enhance passivation and reduce overetching
  - Issue:** Difficult to simultaneously control footing in a narrow trench and prevent grass in wide trenches
- Use **lower frequency plasma** to avoid surface charging [Morioka]
  - Low frequency → more ions with low directionality and kinetic energy → neutralizes (-) potential barrier at trench entrance
  - Allows  $\text{e}^-$ 's to reach the trench base and neutralize (+) charge → maintain charge balance inside the trench

EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    28

### Metal Interlayer to Prevent "Footing"



Pre-defined metal interlayer grounded to substrate supplies  $\text{e}^-$ 's to neutralize (+) charge and prevent charge accumulation at the Si-insulator interface



EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    29

### Footing Prevention (cont.)

UC Berkeley

- Below: DRIE footing over an oxide stop layer
- Right: efficacy of the metal interlayer footing prevention approach

[Kim, Stanford]

The left image shows a DRIE trench with a 'Footing' at the bottom, labeled 'DRIE Trench', 'Footing', and 'Sacrificial Oxide Layer'. The right image shows a 'Pre trench (cavity)' with 'Local damages' and 'No metal interlayer' leading to 'No footing' and 'Damage free!' when a 'With metal interlayer' is present. Labels include 'Si', 'Glass substrate', and '25.0kV x1.50k'.

[Kim, Seoul Nat. Univ.]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 30

### DRIE Examples

UC Berkeley

High aspect-ratio gear

Tunable Capacitor [Yao, Rockwell]

Microgripper [Keller, MEMS Precision Instruments]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 31

### Vapor Phase Etching of Silicon

UC Berkeley

- Vapor phase Xenon Difluoride ( $\text{XeF}_2$ )  

$$2\text{XeF}_{2(g)} + \text{Si}_{(s)} \rightarrow 2\text{Xe}_{(g)} + \text{SiF}_{4(g)}$$
- Set-up:
  - Xe sublimates at room T
  - Closed chamber, 1-4 Torr
  - Pulsed to control exothermic heat of reaction
- Etch rate: 1-3  $\mu\text{m}/\text{min}$ , isotropic
- Etch masks: photoresist,  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , Al, other metals
- Issues:
  - Etched surfaces have granular structure, 10  $\mu\text{m}$  roughness
  - Hazard:  $\text{XeF}_2$  reacts with  $\text{H}_2\text{O}$  in air to form Xe and HF

Xactix  $\text{XeF}_2$  Etcher

100  $\mu\text{m}$

Inductor w/ no substrate [Pister]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 32

### Laser-Assisted Chemical Etching

UC Berkeley

- Laser creates Cl radicals from  $\text{Cl}_2 \rightarrow$  reaction forms  $\text{SiCl}_2$
- Etch rate: 100,000  $\mu\text{m}^3/\text{s}$ 
  - Takes 3 min. to etch 500x500x125  $\mu\text{m}^3$  trench
- Surface roughness: 30 nm rms
- Serial process: patterned directly from CAD file

Laser Beam

- At right:
  - Laser assisted etching of a 500x500  $\mu\text{m}^2$  terraced silicon well
  - Each step is 6  $\mu\text{m}$ -deep

50  $\mu\text{m}$

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 33

UC Berkeley


## Wafer Bonding

EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    34

UC Berkeley

## Fusion Bonding

- Two ultra-smooth ( $<1$  nm roughness) wafers are bonded without adhesives or applied external forces
- Procedure:
  - Prepare surfaces: must be smooth and particle-free
    - Clean & hydrate:  $O_2$  plasma, hydration, or HF dip
  - When wafers are brought in contact at room temperature, get hydrogen bonding and/or van der Waals forces to hold them together
  - Anneal at  $600-1200^\circ C$  to bring the bond to full strength
- Result: a bond as strong as the silicon itself!



Hydrate surfaces

Contact and anneal

Lap down the top wafer


Works for Si-to-Si bonding and Si-to-SiO<sub>2</sub> bonding

EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    35

UC Berkeley

## Fusion Bonding Example

- Below: capacitive pressure sensor w/ fusion-bonded features




[Univ. of Southampton]

EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    36

UC Berkeley

## Anodic Bonding

- Bonds an electron conducting material (e.g., Si) to an ion conducting material (e.g., sodium glass = Pyrex)
- Procedure/Mechanism:
  - Press Si and glass together
  - Elevate temperature:  $180-500^\circ C$
  - Apply (+) voltage to Si: 200-1500V
    - (+) voltage repels Na<sup>+</sup> ions from the glass surface
    - Get net (-) charge at glass surface
    - Attractive force between (+) Si and (-) glass → intimate contact allows fusing at elevated temp.
  - Current drops to zero when bonding is complete




Temperature

Pressure

Voltage

Current



EE C245: Introduction to MEMS Design    LecM 6    C. Nguyen    9/28/07    37

### Anodic Bonding (cont.)

- Advantage:** high pressure of electrostatic attraction smooths out defects
- Below:** 100 mm wafers, Pyrex glass 500  $\mu\text{m}$ -thick, 430°C, 800V,  $\text{N}_2$  @ 1000 mbar

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 38

### Metal Layer Bonding

- Pattern seal rings and bond pads photolithographically
- Eutectic bonding**
  - Uses eutectic point in metal-Si phase diagrams to form silicides
  - Au and Si have eutectic point at 363°C
  - Low temperature process
  - Can bond slightly rough surfaces
  - Issue:** Au contamination of CMOS
- Solder bonding**
  - PbSn (183°C), AuSn (280°C)
  - Lower-T process
  - Can bond very rough surfaces
  - Issue:** outgassing (not good for encapsulation)
- Thermocompression**
  - Commonly done with electroplated Au or other soft metals
  - Room temperature to 300°C
  - Lowest-T process
  - Can bond rough surfaces with topography

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 39

### Thermocompression Bonding

- Below:** Transfer of hexsil actuator onto CMOS wafer

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 40

### Hexsil MEMS

- Achieves high aspect ratio structures using conformal thin films in mold trenches
- Parts are demolded (and transferred to another wafer)
- Mold can be reused
- Design with honeycomb structure for strength


J. Heck, Ph.D.

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 41

### Hexsil MEMS Actuator

UC Berkeley

- Below: Transfer of hexsil actuator onto CMOS wafer




[Singh, et al, Transducers'97]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 42

### Silicon-on-Insulator (SOI) MEMS

UC Berkeley

- No bonding required
- Si mechanical structures anchored by oxide pedestals
- Rest of the silicon can be used for transistors (i.e., CMOS compatible)




	Cross Section	Top View
Silicon		
SiO <sub>2</sub>		
SOI starting material		
Nitride		
Trench and Backfill		
Integrated Circuitry		
Structure definition and release		


EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 43

### SOI MEMS Examples

UC Berkeley



Micromirror  
[Analog Devices]




[Brosnihan]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 44

### The SCREAM Process

UC Berkeley

- SCREAM**: Single Crystal Reactive Etching and Metallization process



1. Deposit oxide and photoresist
2. Lithography and oxide etch
3. Silicon etch
4. Coat sidewalls with PECVD oxide
5. Remove oxide at bottom and etch silicon
6. Plasma etch in SF<sub>6</sub> to release structures

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 45