EE C247B - ME C218
Introduction to MEMS Design

Prof. Clark T.-C. Nguyen

Spring 2015

Dept. of Electrical Engineering & Computer Sciences
University of California at Berkeley
Berkeley, CA 94720


Module 16: Sensing Non-Idealities & Integration


C247R/MEC218: Introduction to MEMS Design | Lect. 16 | C. Nouven | 4/21/15


Lecture Outline


- * Reading: Senturia Chpt. 14, 15
- Lecture Topics:
- ♥ Op Amp Non-Idealities
- **MEMS-Transistor Integration**
 - ◆ Mixed
 - **★** MEMS-First
 - **◆ MEMS-Last**
- ♦ Op Amp Non-Idealities (cont.)


C247B/MEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15

















































MEMS-First Integration • Modular technology minimizes product updating effort • Module 1: micromachining process (planar technology) • Module 2: transistor process (planar IC technology) • Adv.: (ideally) no changes needed to the transistor process • Adv.: high temperature ceiling for some MEMS materials • Challenges: • Reducing topography after MEMS processing so transistors can be processed • Maximizing the set of permissible MEMS materials; the materials must be able to withstand transistor processing temperatures • Getting transistor foundries to accept pre-processed wafers ■ Getting transistor foundries to accept pre-processed wafers








Problems With MEMS-First **Many masking steps needed, plus CMP required → cost can grow if you're not careful **Processes using trenches sacrifice lithographic resolution in microstructures **MEMS must withstand transistor processing temperatures **Precludes the use of structural materials with low temperature req'mts: metals, polymers, etc. **Exotic MEMS (e.g., ZnO) that can contaminate transistors during their processing are not permissible **thus, not truly modular* **Foundry acceptance not guaranteed and might be rare**

Foundry Acceptance of MEMS-First?

- Is a CMP'ed silicon surface sufficiently pure for fabrication of aggressively scaled transistors? How about if an oxide is grown over the CMP'ed surface and removed via a wet etch to yield a "pristine" surface?
- Is epi silicon grown as part of a sealing process sufficiently pure for fabrication of aggressively scaled transistors?
- * CMOS is many times more difficult to run than MEMS
- \$ Feature sizes on the nm scale for billions of devices
- Contamination a big issue: many foundries may not accept pre-processed wafers for contamination reasons
- Many foundries will not accept any pre-processed wafers, MEMS or not → just can't guarantee working transistor circuits with unknowns in starting silicon

EC247B/MEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15



MEMS-Last Integration

- Modular technology minimizes product updating effort
 - Module 1: transistor process (planar IC technology)
 - \$\frac{Module 2}{} \text{ micromachining process (planar technology)}
- * Adv.: foundry friendly
 - ∀ Virtually any foundry can be used → can use the lowest cost transistor circuits (big advantage)
- <u>Adv</u>.: topography after circuit fabrication is quite small, especially given the use of CMP to planarize the metallization layers
- <u>Issue</u>: limited thermal budget limits the set of usable structural materials
- Metallization goes bad if temperature gets too high
- ♦ Aluminum grows hillocks and spikes junctions if T>500°C
- ♥ Copper diffusion can be an issue at high temperature
- ♦ Low-k dielectrics used around metals may soon lower the temperature ceiling to only 320°C

EEC247B/MEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15

Berkeley Polysilicon MICS Process Uses surface-micromachinedpolysilicon microstructures with silicon nitride layer between transistors & MEMS ♦ Polysilicon dep. T~600°C; nitride dep. T~835°C \$1100°C RTA stress anneal for 1 min. metal and junctions must withstand temperatures ~835°C ♦ tungsten metallization used with TiSi₂ contact barriers in situ doped structural polySi; rapid thermal annealing Ground Plane Structural Polyalicion (Suspended Beams) Polysilicon Poly-to-Poly Capacitor Tungsten Contact Interconnect

