

UC Berkeley

EE C247B - ME C218 Introduction to MEMS Design Spring 2015

Prof. Clark T.-C. Nguyen

Dept. of Electrical Engineering & Computer Sciences
University of California at Berkeley
Berkeley, CA 94720

Lecture Module 6: Bulk Micromachining

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 1

UC Berkeley

Lecture Outline

- Reading: Senturia Chpt. 3, Jaeger Chpt. 11, Handouts: "Bulk Micromachining of Silicon"
- Lecture Topics:
 - ↪ Bulk Micromachining
 - ↪ Anisotropic Etching of Silicon
 - ↪ Boron-Doped Etch Stop
 - ↪ Electrochemical Etch Stop
 - ↪ Isotropic Etching of Silicon
 - ↪ Deep Reactive Ion Etching (DRIE)

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 2

UC Berkeley

Bulk Micromachining

- Basically, etching the substrate (usually silicon) to achieve microstructures
- Etching modes:
 - ↪ Isotropic vs. anisotropic
 - ↪ Reaction-limited
 - Etch rate dep. on temp.
 - ↪ Diffusion-limited
 - Etch rate dep. on mixing
 - Also dependent on layout & geometry, i.e., on loading
- Choose etch mode based on
 - ↪ Desired shape
 - ↪ Etch depth and uniformity
 - ↪ Surface roughness (e.g., sidewall roughness after etching)
 - ↪ Process compatibility (w/ existing layers)
 - ↪ Safety, cost, availability, environmental impact

	Wet etch	Plasma (dry) etch
Isotropic		
Anisotropic		

slowest step controls rate of reaction

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 3

UC Berkeley

Mechanical Properties of Silicon

- Crystalline silicon is a hard and brittle material that deforms elastically until it reaches its yield strength, at which point it breaks.
 - ↪ Tensile yield strength = 7 GPa (~1500 lb suspended from 1 mm²)
 - ↪ Young's Modulus near that of stainless steel
 - ↪ {100} = 130 GPa; {110} = 169 GPa; {111} = 188 GPa
 - ↪ Mechanical properties uniform, no intrinsic stress
 - ↪ Mechanical integrity up to 500°C
 - ↪ Good thermal conductor
 - ↪ Low thermal expansion coefficient
 - ↪ High piezoresistivity

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 4

Anisotropic Etching of Silicon

UC Berkeley

- Etching of Si w/ KOH
 - $Si + 2OH^- \rightarrow Si(OH)_2^{2-} + 4e^-$
 - $4H_2O + 4e^- \rightarrow 4(OH)^- + 2H_2$
- Crystal orientation dependent etch rates
 - {110}:{100}:{111}=600:400:1
 - {100} and {110} have 2 bonds below the surface & 2 dangling bonds that can react
 - {111} plane has three of its bonds below the surface & only one dangling bond to react \rightarrow much slower E.R.
 - {111} forms protective oxide
 - {111} smoother than other crystal planes \rightarrow good for optical MEMS (mirrors)

Self-limiting etches

Membrane

Front side mask

Back side mask

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 5

Anisotropic Etching of Silicon

UC Berkeley

- Deposit nitride:
 - Target = 100nm
 - 22 min. LPCVD @800°C
- Lithography to define areas of silicon to be etched
- Etch/pattern nitride mask
 - RIE using SF₆
 - Remove PR in PRS2000
- Etch the silicon
 - Use 1:2 KOH:H₂O (wt.), stirred bath @ 80°C
 - Etch Rates:
 - (100) Si \rightarrow 1.4 μ m/min
 - Si₃N₄ \rightarrow ~ 0 nm/min
 - SiO₂ \rightarrow 1-10 nm/min
 - Photoresist, Al \rightarrow fast
- Micromasking by H₂ bubbles leads to roughness
 - Stir well to displace bubbles
 - Can also use oxidizer for {111} surfaces
 - Or surfactant additives to suppress bubble formation

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 6

Silicon Wafers

UC Berkeley

{110} plane

{100} planes

{100} plane

45°

{110} primary flat

{100} type wafer

[Maluf]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 7

Silicon Crystallography

UC Berkeley

[001] z

<100>

[100] x (100) [010] y

z (110)

y

x (111)

x (111)

y

Miller Indices (h k l):

- Planes
 - Reciprocal of plane intercepts with axes
 - e.g., for (110), intercepts: (x,y,z) = (1,1, ∞); reciprocals: (1,1,0) \rightarrow (110)
 - (unique), {family}
- Directions
 - One endpoint of vector @ origin
 - [unique], <family>

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 8

Determining Angles Between Planes

UC Berkeley

- The angle between vectors $[abc]$ and $[xyz]$ is given by:

$$ax + by + cz = |(a, b, c)| \cdot |(x, y, z)| \cdot \cos \theta$$

$$\theta_{(a,b,c),(x,y,z)} = \cos^{-1} \left[\frac{ax + by + cz}{|(a, b, c)| \cdot |(x, y, z)|} \right]$$
- For $\{100\}$ and $\{110\} \rightarrow 45^\circ$
- For $\{100\}$ and $\{111\} \rightarrow 54.74^\circ$
- For $\{110\}$ and $\{111\} \rightarrow 35.26^\circ, 90^\circ, \text{ and } 144.74^\circ$

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 9

Silicon Crystal Origami

UC Berkeley

- Silicon fold-up cube
- Adapted from Profs. Kris Pister and Jack Judy
- Print onto transparency
- Assemble inside out
- Visualize crystal plane orientations, intersections, and directions

[Judy, UCLA]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 10

Undercutting Via Anisotropic Si Etching

UC Berkeley

- Concave corners bounded by $\{111\}$ are not attacked
- ... but convex corners bounded by $\{111\}$ are attacked
 - Two $\{111\}$ planes intersecting now present two dangling bonds \rightarrow no longer have just one dangling bond \rightarrow etch rate fast
 - Result: can undercut regions around convex corners

Concave corner

Convex corner

Suspended Beam

[Ristic]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 11

Corner Compensation

UC Berkeley

- Protect corners with "compensation" areas in layout
- Below: Mesa array for self-assembly structures [Smith 1995]

Mask pattern

Groove W_1

2α

$d = \text{Depth of groove}$

Shaded regions are the desired result

Mask pattern

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 12

Other Anisotropic Silicon Etchants

- TMAH, Tetramethyl ammonium hydroxide, 10-40 wt.% (90°C)
 - ↳ Etch rate (100) = 0.5-1.5 μm/min
 - ↳ Attacks Al
 - Si-doped Al safe & IC compatible
 - ↳ Etch ratio (100)/(111) = 10-35
 - ↳ Etch masks: SiO₂, Si₃N₄ ~ 0.05-0.25 nm/min
 - ↳ Boron doped etch stop, up to 40× slower
- EDP (115°C)
 - ↳ Carcinogenic, corrosive
 - ↳ Etch rate (100) = 0.75 μm/min
 - ↳ Al may be etched
 - ↳ R(100) > R(110) > R(111)
 - ↳ Etch ratio (100)/(111) = 35
 - ↳ Etch masks: SiO₂ ~ 0.2 nm/min, Si₃N₄ ~ 0.1 nm/min
 - ↳ Boron doped etch stop, 50× slower

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 13

Boron-Doped Etch Stop

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 14

Boron-Doped Etch Stop

- Control etch depth precisely with boron doping (p++)
 - ↳ [B] > 10²⁰ cm⁻³ reduces KOH etch rate by 20-100×
 - ↳ Can use gaseous or solid boron diffusion
 - ↳ Recall etch chemistry:
 - $\text{Si} + 2\text{OH}^- \rightarrow \text{Si}(\text{OH})_2^{2-} + 4\text{e}^-$
 - $4\text{H}_2\text{O} + 4\text{e}^- \rightarrow 4(\text{OH})^- + 2\text{H}_2$
 - ↳ At high dopant levels, injected electrons recombine with holes in valence band and are unavailable for reactions to give OH⁻
- **Result:**
 - ↳ Beams, suspended films
 - ↳ 1-20 μm layers possible

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 15

Ex: Micronozzle

- Micronozzle using anisotropic etch-based fabrication
- Used for inkjet printer heads



1. Pattern mask 2. Etch circle in p++
3. Mask front side 4. Anisotropic etch

[Maluf]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 16


Ex: Microneedle

- Below: micro-neurostimulator
 - Used to access central nervous system tissue (e.g., brain) and record electrical signals on a cellular scale
- Wise Group, Univ. of Michigan

OUTPUT LEADS
 SIGNAL PROCESSING CIRCUIT
 INTERCONNECTION LEADS
 SUPPORTING SUBSTRATE
 EXPOSED RECORDING SITES


Multi-Channel Recording Array Structure




- Selectively diffuse p++ into substrate
- Deposit interconnect pattern and insulate conductors
- Pattern dielectric and metallize recording sites
- Dissolve away the wafer (no mask needed)

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 17

Ex: Microneedles (cont.)



64-Site Multiplexed Stimulating Array



Electronic Circuitry

Probe Shanks With Four Sites per Shank

[Wise, U. of Michigan]

- Micromachined with on-chip CMOS electronics
- Both stimulation and recording modes
- 400 μm site separations, extendable to 3D arrays
- Could be key to neural prosthesis systems focusing on the central nervous system


EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 18

Electrochemical Etch Stop

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 19

Electrochemical Etch Stop

- When silicon is biased with a sufficiently large anodic potential relative to the etchant \rightarrow get oxidation (i.e., electrochemical passivation), which then prevents etching
- For passivation to occur, current flow is required
- If current flow can be prevented \rightarrow no oxide growth, and etching can proceed
 - Can prevent current flow by adding a reverse-biased diode structure



Masking Material
 (100) p-type Si
 +
 V_{pass}
 -
 Etchant
 Electrode
 Oxide Forms

Diffuse n-type to make a pn-junction
 +
 V_{pass}
 -
 Etchant Solution
 Electrode
 No Oxide Formation

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 20

Electrochemical Etch Stop

UC Berkeley

- Electrochemical etch stop
 - n-type epitaxial layer grown on p-type wafer forms p-n junction diode
 - $V_p > V_n \rightarrow$ electrical conduction (current flow)
 - $V_p < V_n \rightarrow$ reverse bias current (very little current flow)
- Passivation potential: potential at which thin SiO_2 film forms
 - different for p-Si and n-Si, but basically need the Si to be the anode in an electrolytic setup
- Setup:
 - p-n diode in reverse bias
 - p-substrate floating \rightarrow etched
 - n-layer above passivation potential \rightarrow not etched

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 21

Electrochemical Etching of CMOS

UC Berkeley

- N-type Si well with circuits suspended f/ SiO_2 support beam
- Thermally and electrically isolated
- If use TMAH etchant, doped (w/Si) Al bond pads safe

[Reay, et al. (1994)]
[Kovacs Group, Stanford]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 22

Ex: Bulk Micromachined Pressure Sensors

UC Berkeley

- Piezoresistivity: change in electrical resistance due to mechanical stress
- In response to pressure load on thin Si film, piezoresistive elements change resistance
- Membrane deflection $< 1 \mu\text{m}$

n-type epilayer, p-type substrate

Deposit insulator

Diffuse piezoresistors

Deposit & pattern metal

Electrochemical etch of backside cavity

Anodic bonding of glass

[Maluf]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 23

Ex: Pressure Sensors

UC Berkeley

- Below: catheter tip pressure sensor [Lucas NovaSensor]
 - Only $150 \times 400 \times 900 \mu\text{m}^3$

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 24

Deep Reactive-Ion Etching (DRIE)

The Bosch process:

- Inductively-coupled plasma
- Etch Rate: 1.5-4 $\mu\text{m}/\text{min}$
- Two main cycles in the etch:
 - Etch cycle** (5-15 s): SF_6 (SF_x^+) etches Si
 - Deposition cycle** (5-15 s): C_4F_8 deposits fluorocarbon protective polymer (CF_2^-)_n
- Etch mask selectivity:
 - $\text{SiO}_2 \sim 200:1$
 - Photoresist $\sim 100:1$
- Issue:** finite sidewall roughness
 - scalloping $< 50 \text{ nm}$
- Sidewall angle: $90^\circ \pm 2^\circ$

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 25

DRIE Issues: Etch Rate Variance

- Etch rate is diffusion-limited and drops for narrow trenches
 - Adjust mask layout to eliminate large disparities
 - Adjust process parameters (slow down the etch rate to that governed by the slowest feature)

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 26

DRIE Issues: "Footing"

- Etch depth precision
 - Etch stop: buried layer of SiO_2
 - Due to 200:1 selectivity, the (vertical) etch practically just stops when it reaches SiO_2
- Problem:** Lateral undercut at Si/ SiO_2 interface \rightarrow "footing"
 - Caused by charge accumulation at the insulator

Charging-induced potential perturbs the E-field
 \rightarrow Distorts the ion trajectory
 \rightarrow Result: strong and localized damage to the structure at Si- SiO_2 interface \rightarrow "footing"

Poor charge relaxation and lack of neutralization by e⁻s at insulator
 \rightarrow Ion flux into substrate builds up (+) potential

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 27

Recipe-Based Suppression of "Footing"

- Use **higher process pressure** to reduce ion charging [Nozawa]
 - High operating pressure \rightarrow concentration of (-) charge increases and can neutralize (+) surface charge
 - Issue:** must introduce as a separate recipe when the etch reaches the Si-insulator interface, so must be able to very accurately predict the time needed for etching
- Adjust etch recipe** to reduce overetching [Schmidt]
 - Change C_4F_8 flow rate, pressure, etc., to enhance passivation and reduce overetching
 - Issue:** Difficult to simultaneously control footing in a narrow trench and prevent grass in wide trenches
- Use **lower frequency plasma** to avoid surface charging [Morioka]
 - Low frequency \rightarrow more ions with low directionality and kinetic energy \rightarrow neutralizes (-) potential barrier at trench entrance
 - Allows e⁻s to reach the trench base and neutralize (+) charge \rightarrow maintain charge balance inside the trench

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 28

Metal Interlayer to Prevent "Footing"

Pre-defined metal interlayer grounded to substrate supplies e's to neutralize (+) charge and prevent charge accumulation at the Si-insulator interface

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 29

Footing Prevention (cont.)

- Below: DRIE footing over an oxide stop layer
- Right: efficacy of the metal interlayer footing prevention approach

[Kim, Stanford]

[Kim, Seoul Nat. Univ.]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 30

DRIE Examples

High aspect-ratio gear

Tunable Capacitor [Yao, Rockwell]

Microgripper [Keller, MEMS Precision Instruments]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 31

Vapor Phase Etching of Silicon

- Vapor phase Xenon Difluoride (XeF_2)

$$2\text{XeF}_{2(g)} + \text{Si}_{(s)} \rightarrow 2\text{Xe}_{(g)} + \text{SiF}_{4(g)}$$
- Set-up:
 - Xe sublimates at room T
 - Closed chamber, 1-4 Torr
 - Pulsed to control exothermic heat of reaction
- Etch rate: 1-3 $\mu\text{m}/\text{min}$, isotropic
- Etch masks: photoresist, SiO_2 , Si_3N_4 , Al, other metals
- Issues:
 - Etched surfaces have granular structure, 10 μm roughness
 - Hazard: XeF_2 reacts with H_2O in air to form Xe and HF

Xactix XeF_2 Etcher


Inductor w/ no substrate [Pister]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 32

Laser-Assisted Chemical Etching


UC Berkeley

- Laser creates Cl radicals from $\text{Cl}_2 \rightarrow$ reaction forms SiCl_2
- Ech rate: $100,000 \mu\text{m}^3/\text{s}$
 - Takes 3 min. to etch $500 \times 500 \times 125 \mu\text{m}^3$ trench
- Surface roughness: 30 nm rms
- Serial process: patterned directly from CAD file



At right:

- Laser assisted etching of a $500 \times 500 \mu\text{m}^2$ terraced silicon well
- Each step is $6 \mu\text{m}$ -deep



EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 33

Wafer Bonding

UC Berkeley


Wafer Bonding

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 34

Fusion Bonding

UC Berkeley

- Two ultra-smooth (<1 nm roughness) wafers are bonded without adhesives or applied external forces
- Procedure:
 - Prepare surfaces: must be smooth and particle-free
 - Clean & hydrate: O_2 plasma, hydration, or HF dip
 - When wafers are brought in contact at room temperature, get hydrogen bonding and/or van der Waals forces to hold them together
 - Anneal at $600\text{--}1200^\circ\text{C}$ to bring the bond to full strength
- Result: a bond as strong as the silicon itself!




Works for Si-to-Si bonding and Si-to-SiO₂ bonding

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 35

Fusion Bonding Example

UC Berkeley

- Below: capacitive pressure sensor w/ fusion-bonded features



[Univ. of Southampton]

EE C245: Introduction to MEMS Design LecM 6 C. Nguyen 9/28/07 36