

UC Berkeley

EE C247B - ME C218 Introduction to MEMS Design Spring 2016

Prof. Clark T.-C. Nguyen

Dept. of Electrical Engineering & Computer Sciences
University of California at Berkeley
Berkeley, CA 94720

Lecture Module 5: Surface Micromachining

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 1

UC Berkeley

Lecture Outline

- Reading: Senturia Chpt. 3, Jaeger Chpt. 11, Handout: "Surface Micromachining for Microelectromechanical Systems"
- Lecture Topics:
 - ↪ Polysilicon surface micromachining
 - ↪ Stiction
 - ↪ Residual stress
 - ↪ Topography issues
 - ↪ Nickel metal surface micromachining
 - ↪ 3D "pop-up" MEMS
 - ↪ Foundry MEMS: the "MUMPS" process
 - ↪ The Sandia SUMMIT process

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 2

UC Berkeley

Polysilicon Surface-Micromachining

- Uses IC fabrication instrumentation exclusively
- **Variations:** sacrificial layer thickness, fine- vs. large-grained polysilicon, *in situ* vs. POCl_3 -doping

300 kHz Folded-Beam Micromechanical Resonator

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 3

UC Berkeley

Polysilicon

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 4

Why Polysilicon?

- Compatible with IC fabrication processes
 - ↳ Process parameters for gate polysilicon well known
 - ↳ Only slight alterations needed to control stress for MEMS applications
- Stronger than stainless steel: fracture strength of polySi ~ 2-3 GPa, steel ~ 0.2GPa-1GPa
- Young's Modulus ~ 140-190 GPa
- Extremely flexible: maximum strain before fracture ~ 0.5%
- Does not fatigue readily

- Several variations of polysilicon used for MEMS
 - ↳ LPCVD polysilicon deposited undoped, then doped via ion implantation, PSG source, POCl_3 , or B-source doping
 - ↳ In situ-doped LPCVD polysilicon
 - ↳ Attempts made to use PECVD silicon, but quality not very good (yet) → etches too fast in HF, so release is difficult

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 5

Polysilicon Surface-Micromachining Process Flow

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 6

Layout and Masking Layers

- **At Left:** Layout for a folded-beam capacitive comb-driven micromechanical resonator
- **Masking Layers:**
 - 1st Polysilicon: POLY1(cf)
 - Anchor Opening: ANCHOR(df)
 - 2nd Polysilicon: POLY2(cf)
- Capacitive comb-drive for linear actuation
- Folded-beam support structure for stress relief

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 7



Surface-Micromachining Process Flow

Cross-sections through A-A'

- Deposit isolation LTO (or ~~PSG~~ ^{phosphosilicate glass}):
 - ↳ Target = 2µm
 - ↳ 1 hr. 40 min. LPCVD @450°C
- Densify the LTO (or PSG)
 - ↳ Anneal @950°C for 30 min.
- Deposit nitride:
 - ↳ Target = 100nm ~~PSG~~
 - ↳ 22 min. LPCVD @800°C
- Deposit interconnect polySi:
 - ↳ Target = 300nm
 - ↳ In-situ Phosphorous-doped
 - ↳ 1 hr. 30 min. LPCVD @650°C
- Lithography to define poly1 interconnects using the POLY1(cf) mask
- RIE polysilicon interconnects:
 - ↳ $\text{CCl}_4/\text{He}/\text{O}_2$ @300W, 280mTorr
- Remove photoresist in PRS2000

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 8



Surface-Micromachining Process Flow

- Deposit sacrificial PSG:
 - ⊗ Target = 2μm
 - ⊗ 1 hr. 40 min. LPCVD @450°C
- Densify the PSG
 - ⊗ Anneal @950°C for 30 min.
- Lithography to define anchors using the ANCHOR(df) mask
 - ⊗ Align to the poly1 layer
- Etch anchors
 - ⊗ RIE using $\text{CHF}_3/\text{CF}_4/\text{He}$ @350W, 2.8Torr
 - ⊗ Remove PR in PRS2000
 - ⊗ Quick wet dip in 10:1 HF to remove native oxide
- Deposit structural polySi
 - ⊗ Target = 2μm
 - ⊗ In-situ Phosphorous-doped
 - ⊗ 11 hrs. LPCVD @650°C

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 9

Surface-Micromachining Process Flow

- Deposit oxide hard mask
 - ⊗ Target = 500nm
 - ⊗ 25 min. LPCVD @450°C
- Stress Anneal
 - ⊗ 1 hr. @ 1050°C
 - ⊗ Or RTA for 1 min. @ 1100°C in 50 sccm N_2
- Lithography to define poly2 structure (e.g., shuttle, springs, drive & sense electrodes) using the POLY2(cf) mask
 - ⊗ Align to the anchor layer
 - ⊗ Hard bake the PR longer to make it stronger
- Etch oxide mask first
 - ⊗ RIE using $\text{CHF}_3/\text{CF}_4/\text{He}$ @350W, 2.8Torr
- Etch structural polysilicon
 - ⊗ RIE using $\text{CCl}_4/\text{He}/\text{O}_2$ @300W, 280mTorr
 - ⊗ Use 1 min. etch/1 min. rest increments to prevent excessive temperature

EE C245: Introduction to MEMS Design LecM 5 C. Nguyen 8/20/09 10