



Actual Op Amps Are Not Ideal

- Actual op amps, of course, are not ideal; rather, they ...
 - Generate noise
 - Have finite gain, A_0
 - Have finite bandwidth, ω_b
 - Have finite input resistance, R_i
 - Have finite input capacitance, C_i
 - Have finite output resistance, R_o
 - Have an offset voltage V_{OS} between their (+) and (-) terminals
 - Have input bias currents
 - Have an offset I_{OS} between the bias currents into the (+) and (-) terminals
 - Have finite slew rate 
 - Have finite output swing (governed by the supply voltage used, -L to +L)
- And what's worse: All of the above can be temperature (or otherwise environmentally) dependent!

EEC247B/MEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 10


Finite Op Amp Gain and Bandwidth

- For an ideal op amp: $A = \infty$
- In reality, the gain is given by: $A(s) = \frac{A_0}{1 + \frac{s}{\omega_b}}$
 - A_0 ← Finite Gain
 - ω_b ← Finite Bandwidth
- For $\omega \gg \omega_b$: $A(s) \approx \frac{A_0}{(s/\omega_b)} = \frac{A_0\omega_b}{s} = \frac{\omega_T}{s}$ → Integrator w/ time const. $1/\omega_T$



EEC247B/MEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 11

Effect of Finite Op Amp Gain



Total ADXL-50 Sense $C \sim 100\text{fF}$

Unity Gain Buffer

Handwritten notes:

$$N_o = A_0(N_i - N_-) + A_0(N_i - N_o) \rightarrow N_o(1 + A_0) = A_0 N_i \rightarrow \frac{N_o}{N_i} = \frac{A_0}{1 + A_0}$$

$$\text{Get } Z_i = \frac{V_i}{I_i}: I_i = (N_i - N_o) s C_p = N_i \left(1 - \frac{A_0}{1 + A_0}\right) s C_p = N_i \frac{1}{1 + A_0} s C_p$$

$$\therefore \frac{N_o}{N_i} \cdot Z_i = \frac{1}{s \left(\frac{C_p}{1 + A_0}\right)} \rightarrow C_{\text{eff}} = \frac{C_p}{1 + A_0}$$

No longer zero!

Ex: $A_0 = 100, C_p = 2\text{pF} \Rightarrow C_{\text{eff}} = \frac{2\text{pF}}{101} = 20\text{fF}$

Not negligible compared w/ ADXL-50 $C_{\text{tot}} \sim 100\text{fF}$!

EEC247B/MEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 12

Integration of MEMS and Transistors

EEC247B/MEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 13

Integrate or Not?

UC Berkeley

- Benefits:**
 - Lower parasitic capacitance and resistance → improved sensitivity and resolution, higher operation frequency
 - Better reliability
 - Reduced size → lower cost?
 - Reduced packaging complexity → integration is a form of packaging → lower cost?
 - Higher integration density supports greater functionality
- Challenges:**
 - Temperature ceilings imposed by the transistors or MEMS
 - Protecting one process from the other
 - Surface topography of MEMS
 - Material incompatibilities
 - Multiplication of yield losses (versus non-integrated)
 - Acceptance by transistor foundries

EE247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 14

250 nm CMOS Cross-Section

UC Berkeley

Labels in diagram: D, G, S, Sub, 2nd Level Metal Interconnect (e.g., Cu), 1st Level Metal Interconnect (e.g., Al), LPCVD SiO₂, CVD Tungsten, TiN Local Interconnect, Lightly Doped Drain (LDD), P Well - NMOS Substrate, N Well - PMOS Substrate, Silicon Substrate, TiSi₂ Contact Barrier, LOCOS Oxidation, Polysilicon Gate.

28 masks and a lot more complicated than MEMS!

EE247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 15

Merged MEMS/Transistor Technologies (Process Philosophy)

UC Berkeley

```

    graph LR
        subgraph MEMS-Last
            C1[Circuits] --> P1[Pass./Prot.] --> M1[μMechanics]
        end
        subgraph Mixed
            C2[Circuits] --> P2[Pass./Prot.] --> M2[μMechanics] --> P3[Pass./Prot.]
            C3[Circuits] --> P4[Pass./Prot.] --> M3[μMechanics] --> P5[Pass./Prot.]
        end
        subgraph MEMS-First
            M4[μMechanics] --> P6[Pass./Prot.] --> C4[Circuits]
        end
        M1 --> FIO[Fully Integrated μMechanical Resonator Oscillator]
        P3 --> FIO
        P5 --> FIO
        C4 --> FIO
    
```

- Mixed:**
 - problem: multiple passivation/protection steps ⇒ large number of masks required
 - problem: custom process for each product
- MEMS-first or MEMS-last:**
 - adv.: modularity ⇒ flexibility ⇒ less development time
 - adv.: low pass./protection complexity ⇒ fewer masks

EE247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 14

Analog Devices BiMEMS Process

UC Berkeley

- Interleaved MEMS and 4 μm BiMOS processes (28 masks)
- Diffused n+ runners used to interconnect MEMS & CMOS
- Relatively deep junctions allow for MEMS poly stress anneal
- Used to manufacture the ADXL-50 accelerometer and Analog Devices family of accelerometers

Labels in diagram: THOX, P, N+ Runner, P-, SENSOR POLYSI, AIR, PLASMA NITRIDE.

SILICON	LPCVD NITRIDE	SPACER LTO	PLASMA OXIDE
OXIDE	BPSG	SENSOR POLYSI	PLASMA NITRIDE
POLYSI	LTO	METAL	

EE247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 17

MEMS-First Ex: Sandia's iMEMS

- Used to demonstrate functional fully integrated oscillators
- Issues:
 - lithography and etching may be difficult in trench → may limit dimensions (not good for RF MEMS)
 - mechanical material must stand up to IC temperatures (>1000°C) → problem for some metal materials
 - might be contamination issues for foundry IC's

[Smith et al, IEDM'95]

EEEC247B/MEEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 22

Bosch/Stanford MEMS-First Process

- Single-crystal silicon microstructures sealed under epi-poly encapsulation covers
- Many masking steps needed, but very stable structures

[Kim, Kenny Trans'05]

EEEC247B/MEEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 23

Problems With MEMS-First





- Many masking steps needed, plus CMP required → cost can grow if you're not careful
- Processes using trenches sacrifice lithographic resolution in microstructures
- MEMS must withstand transistor processing temperatures
 - Precludes the use of structural materials with low temperature req'ts: metals, polymers, etc.
- Exotic MEMS (e.g., ZnO) that can contaminate transistors during their processing are not permissible
 - thus, not truly modular
- Foundry acceptance not guaranteed and might be rare

EEEC247B/MEEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 24

Foundry Acceptance of MEMS-First?

- Is a CMP'ed silicon surface sufficiently pure for fabrication of aggressively scaled transistors? How about if an oxide is grown over the CMP'ed surface and removed via a wet etch to yield a "pristine" surface?
- Is epi silicon grown as part of a sealing process sufficiently pure for fabrication of aggressively scaled transistors?
- CMOS is many times more difficult to run than MEMS
 - Feature sizes on the nm scale for billions of devices
 - Contamination a big issue: many foundries may not accept pre-processed wafers for contamination reasons
 - Many foundries will not accept any pre-processed wafers, MEMS or not → just can't guarantee working transistor circuits with unknowns in starting silicon

EEEC247B/MEEC218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 25



Single-Chip Ckt/MEMS Integration

UC Berkeley

- Completely monolithic, low phase noise, high-Q oscillator (effectively, an integrated crystal oscillator)

Oscilloscope Output Waveform
 [Nguyen, Howe 1993]

- To allow the use of $>600^{\circ}\text{C}$ processing temperatures, tungsten (instead of aluminum) is used for metallization

ECE247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 30

Usable MEMS-Last Integration

UC Berkeley

- Problem:** tungsten is not an accepted primary interconnect metal
- Challenge:** retain conventional metallization
 - minimize post-CMOS processing temperatures
 - explore alternative structural materials (e.g., plated nickel, SiGe [Franke, Howe et al, MEMS'99])
 - Limited set of usable structural materials \rightarrow not the best situation, but workable

ECE247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 31

Poly-SiGe MICS Process

UC Berkeley

- MICS = "Modular Integration of Circuits and Structures"
- MEMS-last process, where SiGe micromechanics are planar processed directly above conventional foundry circuits
 - enabled by lower deposition temperature of SiGe $\sim 450^{\circ}\text{C}$
 - Adv.: alleviates contamination issues of pre-circuit processes, allowing a wider choice of IC technologies

[Franke, Howe 2001]

ECE247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 32

Polysilicon Germanium

UC Berkeley

- Deposition**
 - LPCVD thermal decomposition of GeH_4 and SiH_4 or Si_2H_6
 - Rate $>50 \text{ \AA}/\text{min}$, $T < 475^{\circ}\text{C}$, $P = 300\text{-}600 \text{ mT}$
 - At higher [Ge]: rate \uparrow , $T \downarrow$
 - In-situ doping, ion implantation
- Dry Etching**
 - Similar to poly-Si, use F, Cl, and Br $^-$ containing plasmas
 - Rate $\sim 0.4 \mu\text{m}/\text{min}$
- Wet Etching**
 - H_2O_2 @ 90°C : can get 4 orders of magnitude selectivity between $>80\%$ and $<60\%$ Ge content
 - Good release etchant

ECE247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 33

Poly-SiGe Mechanical Properties

- Conformal deposition
- Low as-deposited stress (when its done right)
- Young's modulus ~ 146 GPa (for poly-Si_{0.35}Ge_{0.65})
- Density ~ 4280 kg/m³
- Acoustic velocity ~ 5840 m/s (25% lower than polysilicon)
 - Harder to achieve high frequency devices
- Fracture strain 1.7% (compared to 1.5% for MUMPS polySi)
- Q=30,000 for n-type poly-Ge in vacuum

Ge Concentration	Stress (MPa)
100% Ge	-530
79% Ge	+86
58% Ge	+45
41% Ge	+18
26% Ge	-65

Source: Kralevitch: poly-Si; Franke: 100% Ge; Franke: 79% Ge; Franke: 58% Ge; Franke: 41% Ge; Franke: 26% Ge

EEC247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 34

UCB Poly-SiGe MICS Process

- 2 μm standard CMOS process w/ Al metallization
- P-type poly-Si_{0.35}Ge_{0.65} structural material; poly-Ge sacrificial material
- Process:
 - Passivate CMOS w/ LTO @ 400°C
 - Open vias to interconnect runners
 - Deposit & pattern ground plane
 - RTA anneal to lower resistivity (550°C, 30s)

EEC247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 35

ASIMPS Ckt/MEMS Integration Process


- MEMS constructed from metal/insulator laminates of foundry CMOS
- Top metal layer used as etch mask for CHF₃/O₂ oxide etch
- Structures released via a final SF₆ isotropic dry etch
- Independent electrostatic actuation possible due to multiple insulated metal layers
- Stress issues can be tricky
 - Must design defensively against warping

EEC247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 34

ASIMPS Ckt/MEMS Integration Process

- Direct integration of Al/oxide MEMS structure with silicon CMOS or SiGe BiCMOS circuits
- Multiple electrodes within structures
- Derivatives for bulk silicon structures

EEC247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 37

 **Actual Op Amps Are Not Ideal**

- Actual op amps, of course, are not ideal; rather, they ...
 - ↳ Generate noise
 - ↳ Have finite gain, A_o
 - ↳ Have finite bandwidth, ω_b
 - ↳ Have finite input resistance, R_i
 - ↳ Have finite input capacitance, C_i
 - ↳ Have finite output resistance, R_o
 - ↳ Have an offset voltage V_{OS} between their (+) and (-) terminals
 - ↳ Have input bias currents
 - ↳ Have an offset I_{OS} between the bias currents into the (+) and (-) terminals
 - ↳ Have finite slew rate
 - ↳ Have finite output swing (governed by the supply voltage used, $-L$ to $+L$)
- And what's worse: All of the above can be temperature (or otherwise environmentally) dependent!

EE247B/ME218: Introduction to MEMS Design LecM 16 C. Nguyen 4/21/15 38