An Introduction to Real-Time Operating Systems and Schedulability Analysis

Marco Di Natale

Scuola Superiore S. Anna
Outline

• Background on Operating Systems Theory
• An Introduction to RT Systems
• Model-based development of Embedded RT systems
  – the RTOS in the platform-based design
• Scheduling and Resource Management
• Schedulability Analysis and Priority Inversion
  – The Mars Pathfinder case
• Implementation issues and standards
  – OSEK
Credits

- Paolo Gai (Evidence S.r.l.) – slides 68 to 70, 147 to 177
- Giuseppe Lipari (Scuola Superiore S. Anna) – slides 189 to 235
- Manas Saksena (TimeSys) – examples in slides 93 and 108
- From Mathworks Simulink and RTW manuals – 133-134-138
RTOS Standards: POSIX

Industry Insight
Real-Time Linux

Linux 2.6 for Embedded Systems: Closing in on Real Time

While not yet ready for hard real-time computing, Linux 2.6 provides many new features that make it an excellent platform for embedded computing tasks.

by Ravi Gupta, LynuxWorks

With its low cost, abundant features, and inherent openness, Linux provides a fertile ground for creativity in embedded computing. As its importance grows, we can expect Linux to be the platform where progress first happens. The question is, could Linux 2.6 be the breakthrough version we've been anticipating for embedded systems—the version that opens the road to Linux acceptance? The answer is “yes.”

The embedded computing universe is vast and encompasses computers of all sizes, from tiny wristwatch cameras to telecommunications switches with thousands of nodes distributed worldwide. Crafting systems that are both simple and capable of meeting the needs of many types of consumer products is no easy task. Linux 2.6 addresses this challenge by introducing new features that make it a more attractive platform for embedded use.

This is largely due to its cost-effectiveness in what are often low-margin commodity devices. Linux 2.6 delivers support for several key technologies that make it a success story in the many markets of consumer products. For example, Linux 2.6 includes the Advanced Linux Standard Architecture (ALSAs), which are sound card drivers that allow for high-quality audio playback and recording. It also includes support for USB and HDMI devices that allow for smooth transitions between embedded and high-end computer systems.

The Importance of POSIX

There's a lot to be said about the utility of POSIX. For example, the POSIX standard describes a set of features for thread creation and management called POSIX threads, or thread IDs. This functionality has been available in past versions of Linux, but its implementation has been much improved in 2.6.

The Future of the Linux Thread Library (RTL)

Along with POSIX standards, Linux provides POSIX signals and POSIX high-resolution timers as part of the mainstream kernel. POSIX signals are an improvement over UNIX-style signals, which were the default in previous Linux releases. Unlike UNIX signals, POSIX signals can be sent from one POSIX thread to another, rather than only from process to process like UNIX signals.

Embedded systems are often too small to hold hardware or do other tasks on a thread-by-thread basis. They rely on a single, high-transparent signal to signal that an event has occurred. The signal can then be used to trigger the scheduling of tasks with precision.

Linux 2.6 shows major improvements in task response time, with a task response time of 26.6 ms and an increase in responsiveness by 50%.

In summary, the release of Linux 2.6 marks a significant step forward for real-time computing and opens the door for new opportunities in the embedded computing space.
RTOS Standards: OSEK

RTA Software Products

Overview

The RTA product family is made up of tools and software components for developing optimized embedded real-time systems. As the required functionality for ECUs becomes ever more demanding, the RTA product family offers the ideal solution to deliver complex real-time software systems on time and to budget.

Use of the OSEK operating system (OS) standard is accepted practice across the worldwide automotive industry. RTA-OSiK Component is the world’s best implementation of the OSEK OS standard that has been refined and enhanced as a result of many years’ experience with successful ECUs projects. It offers full compliance with OSEK OS features and supports a wide range of microcontrollers that are commonly used for automotive applications.

A key benefit of RTA-OSiK is the ability to use its Planner tool to model an application’s real-time performance and analyze whether all of the associated real-time performance requirements will be met. In this way, the application code can be written with the confidence that costly reworking to avoid performance problems will not be necessary.

The Builder tool of RTA-OSiK permits the configuration of every aspect of the OSEK OS application. Using this information, the Builder is able to produce highly optimized OSEK OS implementation specifically for the configured application.

RTA-OSiK Planner and Builder integrate tightly into the software design process, with both graphical and command line modes of operation.

When a working system is available, the powerful features of
Definitions of Real-time system

- *Interactions between the system and the environment (environment dynamics).*
- *Time instant when the system produces its results (performs an action).*
- A real-time operating system is an interactive system that maintains an ongoing relationship with an asynchronous environment i.e. an environment that progresses irrespective of the RTS
- A real-time system responds in a (timely) predictable way to (un)predictable external stimuli arrival.
- (Open, Modular, Architecture Control user group - OMAC): a hard real-time system is a system that would fail if its timing requirements were not met; a soft real-time system can tolerate significant variations in the delivery of operating system services like interrupts, timers, and scheduling.
- In real-time computing correctness depends not only on the correctness of the logical result of the computation but also on the result delivery time (timing constraints).
Timing constraints

- Where do they come from?
- From system specifications (design choices?)
Automotive systems development process

- V-cycle
RTS and Platform-Based Design

Platform based design and the decoupling of **Functionality** and **Architecture** enable the reuse of components on both ends in the *meet-in-the-middle* approach.

[Diagram of Reuse of functions on different architectures]

- **Vehicle functional model**: Independent of Platform
- **System platform model**: Independent from both and suitable for evaluation of mapping solutions
- **Execution architecture model**: Independent of Functionality

---

Reusable functionality enables the use of components at both ends in the meet-in-the-middle approach, facilitating the integration of system architectures and platform instances.
RTS and Platform-Based Design

- Design (continued): matching the logical design into the SW architecture design
An introduction to Real-Time scheduling

- Application of schedulability theory (worst case timing analysis and scheduling algorithms)
- for the development of scheduling and resource management algorithms inside the RTOS, driving the development of efficient (in the worst case) and predictable OS mechanisms (and methods for accessing OS data structures)
- for the evaluation and later verification of the design of embedded systems with timing constraints and possibly for the synthesis of an efficient implementation of an embedded system (with timing constraints) model
  - synthesis of the RTOS
Real-time scheduling

- Assignment of system resources to the software threads
- System resources
  - physical: CPU, network, I/O channels
  - logical: shared memory, shared mailboxes, logical channels
- Typical operating system problem
- In order to study real-time scheduling policies we need a model for representing
  - abstract entities
    - actions,
    - events,
    - time, timing attributes and constraints
  - design entities
    - units of computation
    - mode of computation
    - resources
Classification of RT Systems

• Based on input
  – *time-driven*: continuous (synchronous) input
  – *event-driven*: discontinuous (asynchronous) input

• Based on criticality of timing constraints
  – *hard RT systems*: response of the system within the timing constraints is crucial for correct behavior
  – *soft RT systems*: response of the system within the timing constraints increases the value of the system

• Based on the nature of the RT load:
  – *static*: predefined, constant and deterministic load
  – *dynamic*: variable (non deterministic) load

• real world systems exhibit a combination of these characteristics
Classification of RT Systems: criticality

• Typical Hard real time systems
  – Aircraft, Automotive
  – Airport landing services
  – Nuclear Power Stations
  – Chemical Plants
  – Life support systems

• Typical Soft real time systems
  – Multimedia
  – Interactive video games
Classification of RT Systems: criticality

- Hard, Soft and Firm type

![Diagram showing the classification of RT Systems: Hard, Soft, and Firm types.](image)
Classification of RT Systems: Input-based

• Event-Triggered vs. Time-Triggered models
• Time triggered
  – Strictly periodic activities (periodic events)
• Event triggered
  – activities are triggered by external or internal asynchronous events, not necessarily related to a periodic time reference
Classification of RT Systems: Input-based

- Example, activity to be executed when the temperature exceeds the \textit{warn} level:
  - \textit{event triggered}
  - Action triggered only when temperature > \textit{warn}
  - \textit{time triggered}
  - Controls temperature every \textit{int} time units; recovery is triggered when temperature > \textit{warn}
Classification of RT Systems: Input-based

- Activation models

- Periodic
- Aperiodic
- Sporadic
- Periodic with jitter
Modeling Real-time systems

• We need to identify (in the specification and design phase)
  – Events and Actions (System responses).
• Some temporal constraints are explicitly expressed as a
  results of system analysis
  – “The alarm must be delivered within 2s from the time instant a
dangerous situation is detected”
• More often, timing constraints are hidden behind
  sentences that are apparently not related to time …
  – And are the result of design choices ….
Modeling Real-time systems

- Example: plastic molding
- The controller of the temperature must be activated within \( \tau_{\text{temp}} \) seconds from the time instant when temperature thresholds are surpassed, such that \( T_{\text{boil}} < T < T_{\text{flow}} \)
Modeling Real-time systems

• ... the injector must be shut down no more than $\tau_{\text{inj}}$ seconds after receiving the end-run signals A or B such that $v_{\text{inj}} \tau_{\text{inj}} < \delta$
Modeling Real-time systems

• (UML profile, alternate notation)
Modeling Real-time systems

• What type of timing constraints are in a Simulink diagram
Scheduling of Real-time systems

• What are the key concepts for real-time systems?
  – Schedulable entities (threads)
  – Shared resources (physical – HW / logical)
  – Resource handlers (RTOS)

• Defined in the design of the Architectural level
Our definition of real-time

• Based on timing correctness
  – includes timing constraints
    • Response times
    • Deadlines
    • Jitter
    • Release times, slack …

• Precedence and resource constraints
Real-time systems: handling timing constraints

• Real Time = the fastest possible implementation dictated by technology and/or budget constraints?

• “the fastest possible response is desired. But, like the cruise control algorithm, fastest is not necessarily best, because it is also desirable to keep the cost of parts down by using small microcontrollers. What is important is for the application requirements to specify a worst-case response time. The hardware and software is then designed to meet those specifications“

• “Embedded systems are usually constructed with the least powerful computer that can meet the performance requirements. Marketing and sale concerns push for using smaller processors and less memory reducing the so-called recurring costs”
Real-time systems: handling timing constraints

- Faster is always better?
Real-time systems: handling timing constraints

- Scheduling anomalies [Richards]
- The response time of a task in a real-time system may increase if
  - the execution time of some of the tasks is reduced
  - precedence constraints are removed from the specifications
  - additional resources (processors) are added to the system ...
Operating Systems background

• Scheduling anomalies

<table>
<thead>
<tr>
<th>T1: 3</th>
<th>T2: 2</th>
<th>T3: 2</th>
<th>T4: 2</th>
<th>T5: 4</th>
<th>T6: 4</th>
<th>T7: 4</th>
<th>T8: 4</th>
<th>T9: 9</th>
</tr>
</thead>
</table>

Completion time = 12

<table>
<thead>
<tr>
<th></th>
<th>P1</th>
<th>P2</th>
<th>P3</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>T9</td>
<td>T5</td>
<td>T6</td>
</tr>
<tr>
<td>T4</td>
<td>T9</td>
<td>T7</td>
<td>T8</td>
</tr>
<tr>
<td>T3</td>
<td>T9</td>
<td>T7</td>
<td>T8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>3</td>
</tr>
<tr>
<td>T2</td>
<td>2</td>
</tr>
<tr>
<td>T3</td>
<td>2</td>
</tr>
<tr>
<td>T4</td>
<td>2</td>
</tr>
<tr>
<td>T5</td>
<td>4</td>
</tr>
<tr>
<td>T6</td>
<td>4</td>
</tr>
<tr>
<td>T7</td>
<td>4</td>
</tr>
<tr>
<td>T8</td>
<td>4</td>
</tr>
<tr>
<td>T9</td>
<td>9</td>
</tr>
</tbody>
</table>
Operating Systems background

- Increasing the number of processors ...

<table>
<thead>
<tr>
<th>Task</th>
<th>Completion Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>3</td>
</tr>
<tr>
<td>T2</td>
<td>2</td>
</tr>
<tr>
<td>T3</td>
<td>2</td>
</tr>
<tr>
<td>T4</td>
<td>2</td>
</tr>
<tr>
<td>T5</td>
<td>4</td>
</tr>
<tr>
<td>T6</td>
<td>4</td>
</tr>
<tr>
<td>T7</td>
<td>4</td>
</tr>
<tr>
<td>T8</td>
<td>4</td>
</tr>
<tr>
<td>T9</td>
<td>9</td>
</tr>
</tbody>
</table>

![Diagram showing task scheduling and completion time]
A typical solution: cyclic scheduler

- Used for now 40 years in industrial practice
  - military
  - navigation
  - monitoring
  - control …
- Examples
  - space shuttle
  - Boeing 777
  - code generated by Mathworks embedded coder (single task mode)
A typical solution: cyclic scheduler

The individual tasks/functions are arranged in a cyclic pattern according to their rates, the schedule is organized in a major cycle and a minor cycle.

- **50 msec** (GCD of periods)
- **400 msec** (LCM of periods)

- **50 msec** function A
- **period 100 msec** (function B)
- **200 msec** (2 functions C, D)
- **400 msec** (4 functions: E, F, G, H)
A typical solution: cyclic scheduler

Advantages:
• simplicity (no true OS, only dispatcher tables)
• efficiency
• observability
• jitter control
• extremely general form (handles general precedence and resource constraints)

Disadvantages
• almost no flexibility
• potentially hides fundamental information on task interactions
• additional constraints on scheduling
  • all functions scheduled in a minor cycle must terminate before the end of the minor cycle.
  \[ A + B + E \leq \text{minor cycle time} \] (the same for \[ A + C + F, A + B + G, A + D + H \])
Problems with cyclic schedulers

• Solution is customized upon the specific task set
  – a different set, even if obtained incrementally, requires a completely different solution

• Race conditions may be “hidden” by the scheduling solution
  – see the shared resource section
  – problems due to non-protected concurrent accesses to shared resources may suddenly show up in a new solution
Problems with cyclic schedulers

- Solution is customized upon the specific task set
- what happens if in our example …
  - we change the implementation of C and $A+C+F > \text{minor cycle}$?
  - Possible solution: C is split in C1 and C2 (this might not be easy)

\[
\begin{vmatrix}
A & B & E \\
A & C & 1 & F \\
A & B & C & 2 \\
A & B & C & 1 \\
A & C & 2 \\
A & B & G \\
A & D & H
\end{vmatrix}
\]

- we change the execution rate of (some) functions?
- The minor and major cycle time change! We must redo everything!
From cyclic schedulers (Time triggered systems) to Priority-based scheduling

• Periodic timer:
  – once initialized send periodic TimeEvents at the appropriate time instants (minor cycle time) until explicitly stopped or deleted

• Threads exclusively activated by periodic timers are periodic tasks
  – scheduled according to a fixed priority policy
## A Taxonomy for FP scheduling

<table>
<thead>
<tr>
<th></th>
<th>$D=T$</th>
<th>$D&lt;=T$</th>
<th>Any $D$</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Optimal pri ass.</strong></td>
<td>Y (RM) [L&amp;L]</td>
<td>Y (DM) [JP] [Leh]</td>
<td>Yes (Aud) [Aud]</td>
</tr>
<tr>
<td><strong>Test</strong></td>
<td>Util (sufficient)</td>
<td>Resp. time (1st inst.)</td>
<td>Resp. time (1st busy period)</td>
</tr>
<tr>
<td></td>
<td>Resp. time (1st inst.)</td>
<td>Process. demand</td>
<td>Process. demand</td>
</tr>
<tr>
<td></td>
<td>Process. demand</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**With Resources**

| **Optimal Pri ass.**     |                          | NP-complete [Mok]           |
| **Test**                 | Sufficient tests (PIP,PCP) |                             |

**With Offsets**

| **Optimal Pri ass.**     |                          | Yes (Aud) [Aud]             |
| **Test**                 | Processor Demand         |                             |
Case 1: Independent periodic tasks

- Activation events are periodic (period=T),
- **Deadlines** are timing contraints on the execution of tasks (D=T)
  - every task instance must be completed before the next instance
  - (no need to provide queues (buffers) for activation events)
- tasks are independent
  - the execution of a task does not depend upon the execution (completion) of another task
  - periods may be correlated
- The **execution time** of each task is constant
  - approximated with the worst case execution time
Task set

- n independent tasks $\tau_1, \tau_2, \ldots \tau_n$
- Task periods $T_1, T_2, \ldots T_n$
  - the activation rate of $\tau_i$ is $1/T_i$
- Execution times are $C_1, C_2, \ldots C_n$
Scheduling algorithm

- Rules dictating the task that needs to be executed on the CPU at each time instant
- preemptive & priority driven
  - task have priorities
    • statically (design time) assigned
  - at each time the highest priority task is executed
    • if a higher priority task becomes ready, the execution of the running task is interrupted and the CPU given to the new task

- In this case, scheduling algorithm = priority assignment + priority queue management
Priority-based scheduling

• Static (fixed priorities)
• as opposed to ... Dynamic
  – the priority of each task instance may be different from the priority of other instances (of the same task)
Definitions ...

- **Deadline** of a task - latest possible completion time and time instant of the next activation
- **Time Overflow** when a task completes after the deadline
- A scheduling algorithm is **feasible** if tasks can be scheduled without overflow
- **Critical instant** of a task = time instant $t_0$ such that, if the task instance is released in $t_0$, it has the worst possible response (completion) time (Critical instant of the system)
- **Critical time zone** time interval between the critical instant and the response (completion) of the task instance
Critical instant for fixed priorities

• *Theorem 1: the critical instant for each task is when the task instance is released together with (at the same time) all the other higher priority instances*

• The critical instant may be used to check if a priority assignment results in a feasible scheduling
  – if all requests at the critical instant complete before their deadlines
Example

- $\tau_1$ & $\tau_2$ with $T_1=2$, $T_2=5$, & $C_1=1$, $C_2=1$
- $\tau_1$ has higher priority than $\tau_2$
  - priority assignment is feasible
  - $C_2$ may be increased to 2 and the task set is still feasible
Example

- However, if $\tau_2$ has higher priority than $\tau_1$
  - Assignment is still feasible
  - but computation times cannot be further increased $C_1=1$, $C_2=1$
Rate Monotonic

- Priority assignment rule Rate-Monotonic (RM)
- Assign priorities according to the activation rates (independently from computation times)
  - higher priority for higher rate tasks (hence the name rate monotonic)
- RM is optimal (among all possible static priority assignments)
- Theorem 2: if the RM algorithm does not produce a feasible schedule, then there is no fixed priority assignment that can possibly produce a feasible schedule
A priori guarantees

• Understanding at design time if the system is schedulable
• different methods
  – utilization based
  – based on completion time
  – based on processor demand
Processor Utilization

- Processor Utilization Factor: fraction of processor time spent in executing the task set
  - i.e. 1 - fraction of time processor is idle
- For n tasks, $\tau_1, \tau_2, \ldots \tau_n$ the utilization factor $U$ is
  \[
  U = \frac{C_1}{T_1} + \frac{C_2}{T_2} + \ldots + \frac{C_n}{T_n}
  \]
- $U$ can be improved by increasing $C_i$’s or decreasing $T_i$’s as long as tasks continue to satisfy their deadlines at their critical instants
Processor Utilization

• Given a priority assignment, a set of tasks fully utilizes a processor if:
  • the priority assignment is feasible for the set
  • and, if an increase in the run time of any task in the set will make the priority assignment infeasible

• The least upper bound of $U$ is the minimum of the U’s over all task sets that fully utilize the processor
  • for all task sets whose U is below this bound, $\exists$ a fixed priority assignment which is feasible
  • U above this bound can be achieved only if the task periods $T_i$’s are suitably related
Processor Utilization

• The upper bound on $U$ depends on the task set

$$U_{ub} = 0.833$$

• Imagine we try all possible sets

Q: is there a minimum or least upper bound?

A: yes, we can build the task set with least upper bound
Processor Utilization for Rate-Monotonic

- RM priority assignment is optimal
- for a given task set, the U achieved by RM priority assignment is $\geq$ the U for any other priority assignment
- the least upper bound of $U = \text{the minimum } U_{ub}$ for RM priority assignment over all possible T’s and all C’s for the tasks
Processor Utilization

• **Theorem:** For a set of n tasks with fixed priority assignment, the least upper bound to processor utilization factor is $U = n(2^{1/n} - 1)$

• Or, equivalently, a set of n periodic tasks scheduled by RM algorithm will always meet their deadlines for all task start times if

$$C_1/T_1 + C_2/T_2 + \ldots + C_n/T_n \leq n(2^{1/n} - 1)$$
Processor Utilization

• If $n \to \infty$, $U$ converges quickly to $\ln 2 = 0.69$
• sufficient only condition (quite restrictive)
  – what happens to the missing 31%?
• We need a necessary and sufficient condition!
Response time based guarantee

- Response time is the sum of
  - Execution time
    - Time spent executing the task
  - Non schedulable entities with higher priority
    - Interrupt Handlers
  - Scheduling interference
    - Time spent executing higher priority jobs
  - Blocking time
    - Time spent executing lower priority tasks
      - Because of access to shared resources

- Applying the critical instant theorem we can compute the worst case completion time (response time) ...
Theorem 1 Recalled

- Theorem 1: A critical instant for any task occurs whenever the task is requested simultaneously with requests of all higher priority tasks
- Can use this to determine whether a given priority assignment will yield a feasible scheduling algorithm
  - if requests for all tasks at their critical instants are fulfilled before their respective deadlines, then the scheduling algorithm is feasible
- Applicable to any static priority scheme… not just RM
Example #1

- Task $\tau_1: C_1 = 20; T_1 = 100; D_1 = 100$
  Task $\tau_2: C_2 = 30; T_2 = 145; D_2 = 145$

Is this task set schedulable?

$$U = \frac{20}{100} + \frac{30}{145} = 0.41 \leq 2(2^{1/2} - 1) = 0.828$$

Yes!
Example #2

- Task $\tau_1$: $C_1 = 20$; $T_1 = 100$; $D_1 = 100$
- Task $\tau_2$: $C_2 = 30$; $T_2 = 145$; $D_2 = 145$
- Task $\tau_3$: $C_3 = 68$; $T_3 = 150$; $D_3 = 150$

Is this task set schedulable?

$$U = \frac{20}{100} + \frac{30}{145} + \frac{68}{150} = 0.86 > 3(2^{1/3} - 1) = 0.779$$

Can’t say! Need to apply Theorem 1.
Example #2 (contd.)

- Consider the critical instant of $\tau_3$, the lowest priority task
  - $\tau_1$ and $\tau_2$ must execute at least once before $\tau_3$ can begin executing
  - therefore, completion time of $\tau_3$ is $\geq C_1 + C_2 + C_3 = 20 + 68 + 30 = 118$
  - however, $\tau_1$ is initiated one additional time in $(0,118)$
  - taking this into consideration, completion time of $\tau_3 = 2C_1 + C_2 + C_3 = 2 \times 20 + 68 + 30 = 138$
- Since $138 < D_3 = 150$, the task set is schedulable
Response Time Analysis for RM

• For the highest priority task, worst case response time $R$ is its own computation time $C$
  – $R = C$

• Other lower priority tasks suffer interferences from higher priority processes
  – $R_i = C_i + I_i$
  – $I_i$ is the interference in the interval $[t, t+R_i]$
Response Time Analysis (contd.)

- Consider task i, and a higher priority task j
- Interference from task j during $R_i$:
  - # of releases of task k = $\lceil R_i/T_j \rceil$
  - each will consume $C_j$ units of processor
  - total interference from task j = $\lceil R_i/T_j \rceil \times C_j$
- Let $hp(i)$ be the set of tasks with priorities higher than that of task i
- Total interference to task i from all tasks during $R_i$:

$$I_i = \sum_{j \in hp(i)} \left\lfloor \frac{R_i}{T_j} \right\rfloor C_j$$
Response Time Analysis (contd.)

- This leads to:

\[ R_i = C_i + \sum_{j \in h\rho(i)} \left( \frac{R_i}{T_j} \right) C_j \]

- Smallest \( R_i \) will be the worst case response time
- Fixed point equation: can be solved iteratively

\[ w_{i}^{n+1} = C_i + \sum_{j \in h\rho(i)} \left( \frac{w_{i}^{n}}{T_j} \right) C_j \]
Algorithm

for i in 1..N loop -- for each process in turn
  n := 0
  \( w_i^n := C_i \)
  loop
    calculate new \( w_i^{n+1} \) from Equation
    if \( w_i^{n+1} = w_i^n \) then
      \( R_i := w_i^n \)
      exit \{value found\}
    end if
    if \( w_i^{n+1} > T_i \) then
      exit \{value not found\}
    end if
    n := n + 1
  end loop
end loop
Deadline Monotonic (DM)

- If deadlines are different from the periods, then RM is no more optimal.
- If deadlines are lower than periods the Deadline Monotonic policy is optimal among all fixed-priority schemes.
Deadline Monotonic (DM)

- Fixed priority of a process is inversely proportional to its deadline (< period)
  \[ D_i < D_j \Rightarrow P_i > P_j \]
- Optimal: can schedule any task set that any other static priority assignment can
- Example: RM fails but DM succeeds for the following

<table>
<thead>
<tr>
<th>Task</th>
<th>Period $T$</th>
<th>Deadline $D$</th>
<th>Comp Time, $C$</th>
<th>Priority $P$</th>
<th>Response Time, $R$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Task_1</td>
<td>20</td>
<td>5</td>
<td>3</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>Task_2</td>
<td>15</td>
<td>7</td>
<td>3</td>
<td>3</td>
<td>6</td>
</tr>
<tr>
<td>Task_3</td>
<td>10</td>
<td>10</td>
<td>4</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>Task_4</td>
<td>20</td>
<td>20</td>
<td>3</td>
<td>1</td>
<td>20</td>
</tr>
</tbody>
</table>
Deadline Monotonic (DM)

- The sufficient-only utilization bound is very pessimistic ...

- The set \((C, D, T)\) \(\tau_1=(1, 1.5, 5)\) and \(\tau_2=(1.5, 3, 4)\) is schedulable even if ...

\[
\sum_i \frac{C_i}{D_i} = \frac{1}{1.5} + \frac{1.5}{3} = 0.66 + 0.5 = 1.16 > 1
\]
Can one do better?

• Yes… by using dynamic priority assignment

• In fact, there is a scheme for dynamic priority assignment for which the least upper bound on the processor utilization is 1

• More later…
Arbitrary Deadlines

- Case when deadline $D_i < T_i$ is easy…
- Case when deadline $D_i > T_i$ is much harder
  - multiple iterations of the same task may be alive simultaneously
  - may have to check multiple task initiations to obtain the worst case response time

- Example: consider two tasks
  - Task 1: $C_1 = 28$, $T_1 = 80$
  - Task 2: $C_2 = 71$, $T_2 = 110$
  - Assume all deadlines to be infinity
Arbitrary Deadlines (contd.)

- Response time for task 2:

<table>
<thead>
<tr>
<th>activation</th>
<th>completion time</th>
<th>response time</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>127</td>
<td>127</td>
</tr>
<tr>
<td>110</td>
<td>226</td>
<td>116</td>
</tr>
<tr>
<td><strong>220</strong></td>
<td><strong>353</strong></td>
<td><strong>133</strong></td>
</tr>
<tr>
<td>330</td>
<td>452</td>
<td>122</td>
</tr>
<tr>
<td>440</td>
<td>551</td>
<td>111</td>
</tr>
<tr>
<td>550</td>
<td>678</td>
<td>128</td>
</tr>
<tr>
<td>660</td>
<td>777</td>
<td>117</td>
</tr>
<tr>
<td>770</td>
<td>876</td>
<td>106</td>
</tr>
</tbody>
</table>

- Response time is worst for the third instance (not the first one at the critical instant !)
  - Not sufficient to consider just the first iteration
Arbitrary Deadlines (contd.)

• Furthermore, deadline monotonic priority assignment is not optimal anymore ...
• Let \( n = 2 \) with
  • \( C_1 = 52, T_1 = 100, D_1 = 110 \)
  • \( C_2 = 52, T_2 = 140, D_2 = 154. \)
• if \( \tau_1 \) has highest priority, the set is not schedulable (first instance of \( \tau_2 \) misses its deadline)
• if \( \tau_2 \) has highest priority ...

<table>
<thead>
<tr>
<th>t1 response times</th>
<th>t2 response times</th>
</tr>
</thead>
<tbody>
<tr>
<td>104</td>
<td>52</td>
</tr>
<tr>
<td>208</td>
<td>192</td>
</tr>
<tr>
<td>260</td>
<td>332</td>
</tr>
</tbody>
</table>
Arbitrary Deadlines (contd.)

• Can we find a schedulability test?
  – Yes

• Can we find an optimal priority assignment?
  – Yes
Schedulability Condition for Arbitrary Deadlines

• Analysis for situations where $D_i$ (and hence potentially $R_i$) can be greater than $T_i$

\[ w_{i}^{n} + 1(q) = B_i + (q+1)C_i + \sum_{j \in hp(i)} \left\lfloor \frac{w_{i}^{n}(q)}{T_j} \right\rfloor C_j \]

see later shared resource handling, for now $B_i=0$

• The number of releases that need to be considered is bounded by the lowest value of $q = 0,1,2,\ldots$ for which the following relation is true:

\[ R_i(q) = w_{i}^{n}(q) - qT_i \]

\[ R_i(q) \leq T_i \]
Arbitrary Deadlines (contd.)

• The worst-case response time is then the maximum value found for each q:

\[ R_i = \max_{q=0,1,2,...} R_i(q) \]

• Note: for \( D \leq T \), the relation \( R_i(q) \leq T_i \) is true for \( q=0 \) if the task can be scheduled, in which case the analysis simplifies to original
  – if any \( R>D \), the task is not schedulable
Optimal priority assignment for Arbitrary Deadlines

- Audsley’s algorithm

```
PriorityAssignment(\Delta) {
    for j in (n..1) {
        unassigned = TRUE
        for \tau_A in \Delta {
            if ((feasible(\tau_A, j)) {
                \Psi(j) = \tau_A
                \Delta = \Delta - \tau_A
                unassigned = FALSE
            }
        }
        if (unassigned)
            exit // NOT SCHEDULABLE
    }
}
```
Earliest Deadline First

• With EDF (dynamic priorities) the utilization bound is 100%

• RM

• EDF...

...utilization can be further increased!
Earliest Deadline First

- EDF is clearly optimal among all scheduling schemes
- Proof for any D: interchange argument [Dertouzos ‘74]

(Proof D=T: [LiuLayland73] follows from utilization bound=100%)
Earliest Deadline First

• There are few (if any) commercial implementations of EDF

"EDF implementations are inefficient and should be avoided because a RT system should be as fast as possible"

"EDF cannot be controlled in overload conditions"
Implementation of Earliest Deadline First

• Is it really not feasible to implement EDF scheduling?

• Problems
  – absolute deadlines change for each new task instance, therefore the priority needs to be updated every time the task moves back to the ready queue
  – more important, absolute deadlines are always increasing, how can we associate a (finite) priority value to an ever-increasing deadline value
  – most important, absolute deadlines are impossible to compute a-priori (there are infinitely many). Do we need infinitely many priority levels?
  – What happens in overload conditions?
Implementation of fixed priority

- When implementing fixed priority scheduling, it is possible to build ready queues and semaphore queues with constant-time insertion and extraction times (at the price of some memory).

Step 1: simple ready list (extraction $O(1)$ insertion $O(n)$) where $n$ is the number of task descriptors
Implementation of fixed priority

- Simple queue experimental measures
Implementation of fixed priority

extracting a task requires finding the first non-empty bucket

First task in the ready list

Inserting a task requires finding the appropriate priority bucket

Step 2: multiple priority queue ready list (extraction $O(m)$ insertion $O(1)$) where $m$ is the number of priorities
Implementation of fixed priority

- Multiple queue experimental measures
Implementation of fixed priority

Step 3: hierarchical priority queues (extraction $O(\log_b m)$
insertion $O(1)$) + lookup tables
in order to avoid bit shifting. $B$
is the size (in bits) of the
bitmask containing the status
of the priority queues

If $m=256$ and $b=8$ than
extraction is in constant time
(2 steps)
Implementation of fixed priority

- Bitmapped queue experimental measures
Count Leading Zeros (where available)

ARM Architecture
Reference Manual

The ARM Instruction Set

3.6 Miscellaneous arithmetic instructions

In addition to the normal data-processing and multiply instructions, versions 5 and above of the ARM architecture include a Count Leading Zeros (CLZ) instruction. This instruction returns the number of 0 bits at the most significant end of its operand before the first 1 bit is encountered (or 32 if its operand is zero). Two typical applications for this are:

- To determine how many bits the operand should be shifted left in order to normalize it, so that its most significant bit is 1. (This can be used in integer division routines.)
- To locate the highest priority bit in a bit mask.

3.6.1 Instruction encoding

\[
\text{CLZ} \{<\text{cond}>\} \quad \text{<Rd>}, \quad \text{<Rm>}
\]

|   | 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|
|   | cond | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | SBO | Rd | SBO | 0 | 0 | 0 | 1 | Rm |

- Rd \quad \text{Specifies the destination register.}
- Rm \quad \text{Specifies the operand register.}

3.6.2 List of miscellaneous arithmetic instructions

\text{CLZ} \quad \text{Count Leading Zeros. See CLZ on page A4-22.}
Implementation of fixed priority

From an evaluation of VxWorks 5.3 (www.embedded-systems.com)

In this test, we measure the time it takes the system to release a binary semaphore and schedule a higher priority thread that was thereby released. A number of threads is increased one by one until there are 255 threads of different priority pending on the semaphore. The idea is to investigate whether or not the time to release the semaphore (and schedule the released thread) is proportional with the number of threads waiting for the semaphore.

However, we reprocessed the test results to find out how long it takes for a thread to acquire a semaphore that is not available. When a thread acquires a semaphore that is not available, the thread needs to be added to the semaphore’s queue of waiting threads. Good RTOS design requires this queue to be sorted at all times in order to keep the release time of a semaphore constant (as described in the previous paragraph). The structure of this queue is therefore very important, in order to keep the sorting time as constant and as short as possible. This did not happen in VxWorks 5.3.1 as can be seen from Figure 4.7-13 and Figure 4.7-14 (p.57). It is clear that the time it takes to add a thread to the semaphore’s queue (and sort it) is proportional to the number of threads already in the queue. Queue structures that lead to better (and more constant) sorting latencies are available but require more memory, which may be unacceptable for systems with tight memory constraints.
Implementation of fixed priority

From an evaluation of VxWorks 5.3
Implementation of Earliest Deadline First

• Problem 2: deadline encoding?
  – The EDF scheduler, requires a time reference to compute the absolute deadline (the priority) of a newly activated task. Such a timer must necessarily feature a long lifetime and a short granularity. For example, in POSIX systems, a 64 bit structure allows for a granularity of nanoseconds. In an embedded system, such a high precision might actually become undesirable since it leads to an unacceptable overhead.
Implementation of Earliest Deadline First

- **Problem 2: deadline encoding?**
  - The problem can be efficiently solved using a limited resolution (i.e. 16 bit) timer and an algorithm first described in [Fonseca01]. Suppose the current timer value and the absolute deadlines are represented as 16 bit words. Each time a task is activated, the system computes an absolute deadline for it as the current timer value plus the task's relative deadline: this operation could result in an overflow. However, ignoring overflows, it is still possible to compare two absolute deadlines in a consistent way. Suppose that the maximum relative deadline is less than \textit{7FFh} timer ticks, and let \(\delta\) be the difference between two absolute deadlines \(d_1\) and \(d_2\): \(\delta\) is always in the interval \([-8000h; +7FFh]\) and can be expressed as a signed 16 bit integer. The sign of \(\delta\) can be used as a way to compare \(d_1\) and \(d_2\): if \(\delta > 0\) then \(d_1 > d_2\).
Implementation of Earliest Deadline First

- This compare algorithm is very simple and can efficiently be implemented with two simple operations: a difference between integers and a sign check.
Implementation of Earliest Deadline First

- Overload conditions
- EDF can give rise to a cascade of deadline miss
  - There is no guarantee on which is the task that will miss its deadline
  - (see also problems with determination of worst case completion time)
- Try the case
  - C_1=1 \quad T_1=4
  - C_2=2 \quad T_2=6
  - C_3=2 \quad T_3=8
  - C_4=3 \quad T_4=10

(utilization =106%)
Overload in FP scheduling

• Overload conditions
• Misconception: In FP the lowest priority tasks are the first to miss the deadline
• Counterexample: start from the set \((2,4) (2,6)\) fully utilizing the processor
Task Synchronization

• So far, we considered independent tasks
• However, tasks do interact: semaphores, locks, monitors, rendezvous etc.
  • shared data, use of non-preemptable resources
• This jeopardizes systems ability to meet timing constraints
  • e.g. may lead to an indefinite period of priority inversion where a high priority task is prevented from executing by a low priority task
Optimality and $U_{lub}$

- When there are shared resources ...
  - The RM priority assignment is no more optimal. As a matter of fact, there is no optimal priority assignment (NP-complete problem [Mok])
  - The least upper bound on processor utilization can be arbitrarily low
    - It is possible (and quite easy as a matter of fact) to build a sample task set which is not schedulable in spite of a utilization $U \to 0$
Key concepts

• Task
  – Encapsulating the execution thread
  – Scheduling unit
  – Each task implements an active object

• Protected Objects
  – Encapsulating shared information (Resources)
  – The execution of operations on protected objects is mutually exclusive
Response time of a real-time thread

- **Execution time**
  - time spent executing the task (alone)

- **Execution of non schedulable entities**
  - Interrupt Handlers

- **Scheduling interference**
  - Time spent executing higher priority jobs

- **Blocking time**
  - Time spent executing lower priority tasks
    - Because of shared resources
An example of (unbounded) priority inversion

$\tau_{\text{high}} \rightarrow S_1$

$\tau_{\text{low}}$

$\tau_{\text{highest}}$
$\tau_{\text{high}}$
$\tau_{\text{medium}}$
$\tau_{\text{low}}$

Lock tried ($S_i$)

Normal Critical section

Unbounded Priority inversion
Methods

- Non-preemptable CS
- Priority Inheritance
- Priority Ceiling (Original Priority Ceiling Protocol)
- Immediate priority ceiling or highest locker (Stack Resource Protocols)
Non-preemptable CS

• A task cannot be preempted if in critical section
• When a task enters a CS its priority is raised to the highest possible value

Advantages
• Simple and effective
• Prevents deadlocks
• Predictable!

Disadvantages
• May block tasks (even highest priority!) regardless of the fact that they use (some) resource or not …
• Blocking term $B_i = \max(CS_{lp})$
Preemption vs. non preemption

<table>
<thead>
<tr>
<th>Task</th>
<th>$C_i$</th>
<th>$T_i$</th>
<th>$\pi_i$</th>
<th>WCRT $(P)$</th>
<th>WCRT $(NP)$</th>
<th>$D_i^1$</th>
<th>$D_i^2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_1$</td>
<td>20</td>
<td>70</td>
<td>1</td>
<td>20</td>
<td>20+35</td>
<td>45</td>
<td>60</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>=55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\tau_2$</td>
<td>20</td>
<td>80</td>
<td>2</td>
<td>20+20</td>
<td>20+35+20</td>
<td>80</td>
<td>80</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>=40</td>
<td>=75</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\tau_3$</td>
<td>35</td>
<td>200</td>
<td>3</td>
<td>35+2<em>20+2</em>20</td>
<td>35+20+20</td>
<td>120</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>=115</td>
<td>=75</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Priority Inheritance Protocol

- [Sha89]
- Tasks are only blocked when using CS
- Avoids unbounded blocking from medium priority tasks
- It is possible to bound the worst case blocking time if requests are not nested
- Saved the Mars Pathfinder …
Priority Inheritance Protocol

- High and low priority tasks share a common resource
- A task in a CS inherits the highest priority among all tasks blocked on the same resource

\[ \tau_{\text{high}} \rightarrow S_1 \]
\[ \tau_{\text{low}} \rightarrow S_1 \]
priority inheritance

- low priority task inherits the priority of T1
- T2 is delayed because of push-through blocking (even if it does not use resources!)
Priority Inheritance Protocol: multiple blocking

Each task $\tau_i$ may block $K$ times where
$K = \min(nt_{lp(i)}, nr_{usage(i,k)})$

wait (R4)  wait (R3)  wait (R2)
Priority Inheritance Protocol

- Disadvantages
  - Tasks may block multiple times
  - Worst case behavior even worse than non-preemptable CS
  - Costly implementation except for very simple cases
  - Does not even prevent deadlock
Priority Ceiling Protocol

- **priority ceiling** of a resource $S = \text{maximum priority among all tasks that can possibly access } S$
- A process can only lock a resource if its dynamic priority is higher than the ceiling of any currently locked resource (excluding any that it has already locked itself).
- If task $\tau$ blocks, the task holding the lock on the blocking resource inherits its priority
- Two forms
  - Original ceiling priority protocol (OCPP)
  - Immediate ceiling priority protocol (ICPP, similar to Stack Resource Policy SRP)
- Properties (on single processor systems)
  - A high priority process can be blocked at most once during its execution by lower priority processes
  - Deadlocks are prevented
  - Transitive blocking is prevented
Example of OCPP

\[
\begin{align*}
\tau_1 &\rightarrow R_2 \quad \text{ceiling } R_2 = 1 \\
\tau_2 &\rightarrow R_3 \quad \text{ceiling } R_3 = 1 \\
\tau_3 &\rightarrow R_4 \quad \text{ceiling } R_4 = 1 \\
\tau_4 &
\end{align*}
\]

wait (R4)  wait (R3)  wait (R2)
Immediate Priority Ceiling Protocol

- High and low priority task share a critical section
- Ceiling priority of CS = Highest priority among all tasks that can use CS
- CS is executed at ceiling priority

\[ \tau_{\text{high}} \to s_1 \]

\[ \tau_{\text{low}} \]

\[ \tau_{\text{highest}} \]

\[ \tau_{\text{high}} \]

\[ \tau_{\text{medium}} \]

\[ \tau_{\text{low}} \]

\[ \text{Normal} \quad s_1 \quad \text{Critical section} \]
Example of ICPP

Execution of tasks is perfectly nested!
OCPP vs. ICPP

• Worst case behavior identical from a scheduling point of view
• ICCP is easier to implement than the original (OCPP) as blocking relationships need not be monitored
• ICPP leads to less context switches as blocking is prior to first execution
• ICPP requires more priority movements as this happens with all resource usages; OCPP only changes priority if an actual block has occurred.
Response time analysis

\[ R_i = C_i + B_i + \sum_{j \in hp(i)} \frac{R_i}{T_j} C_j \]

Response time

Computation time

\textbf{Blocking} from lower priority tasks (priority inversion)

Preemption from higher priority tasks

\begin{align*}
\text{PI} & \quad B_i = \sum_{k=1}^{K} \text{usage}(k, i) CS(k) \\
\text{PC} & \quad B_i = \max_{k=1}^{K} \text{usage}(k, i) CS(k)
\end{align*}
Response Time Calculations & Blocking (contd.)

\[
B_i = \frac{\sum_{k=1}^{K} \text{usage}(k, i) \times CS(k)}{\text{PI}}
\]

\[
B_i = \max_{k=1}^{K} \text{usage}(k, i) \times CS(k)
\]

- Where usage is a 0/1 function:
  \[\text{usage}(k, i) = 1\]
  if resource k is used by at least one process with a priority less than i, and at least one process with a priority greater or equal to i. Otherwise it gives the result 0.

- CS(k) is the computational cost of executing the longest k-th critical section called by a lower priority task.
Blocking time in PCP and IPCP

- An example ...

<table>
<thead>
<tr>
<th>( \tau )</th>
<th>R1</th>
<th>R2</th>
<th>R3</th>
<th>( B_{\text{PIP}} )</th>
<th>( B_{\text{PCP}} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>20</td>
<td>( B )</td>
<td>( PIP )</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
<td>10</td>
<td>( \tau_2 )</td>
<td>20</td>
<td>10</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>5</td>
<td>( \tau_3 )</td>
<td>18</td>
<td>10</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>( \tau_4 )</td>
<td>13</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>10</td>
<td>3</td>
<td>( \tau_5 )</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Example: Shared resources

- **Task**
  - 5 Tasks

- **Shared resources**
  - Results buffer
    - Used by R1 and R2
    - R1 (2 ms) R2 (20 ms)
  - Communication buffer
    - Used by C1 and C3
    - C1 (10 ms) C3 (10 ms)
Example: Shared Resources

<table>
<thead>
<tr>
<th>Task</th>
<th>C</th>
<th>T</th>
<th>π</th>
<th>WCRT (PI)</th>
<th>WCRT (PC)</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>ES</td>
<td>5</td>
<td>50</td>
<td>1</td>
<td>5+0+0</td>
<td>5+0+0</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>=5</td>
<td>=5</td>
<td></td>
</tr>
<tr>
<td>IS</td>
<td>10</td>
<td>100</td>
<td>2</td>
<td>10+0+5</td>
<td>10+0+5</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>=15</td>
<td>=15</td>
<td></td>
</tr>
<tr>
<td>T1</td>
<td>20</td>
<td>100</td>
<td>3</td>
<td>20+30+20</td>
<td>20+20+20</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>=70</td>
<td>=60</td>
<td></td>
</tr>
<tr>
<td>T2</td>
<td>40</td>
<td>150</td>
<td>4</td>
<td>40+10+40</td>
<td>40+10+40</td>
<td>130</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>=90</td>
<td>=90</td>
<td></td>
</tr>
<tr>
<td>T3</td>
<td>100</td>
<td>350</td>
<td>5</td>
<td>100+0+200</td>
<td>100+0+200</td>
<td>350</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>=300</td>
<td>=300</td>
<td></td>
</tr>
</tbody>
</table>
Blocking factor in the sufficient schedulability formula

- Let $B_i$ be the duration in which $\tau_i$ is blocked by lower priority tasks
- The effect of this blocking can be modeled as if $\tau_i$’s utilization were increased by an amount $B_i/T_i$
- The effect of having a deadline $D_i$ before the end of the period $T_i$ can also be modeled as if the task were blocked for $E_i=(T_i-D_i)$ by lower priority tasks
  - as if utilization increased by $E_i/T_i$
The MARS PATHFINDER

A Priority Inversion case ....
The Mars Pathfinder Case

- **Overview**
- MARS PATHFINDER – ARCHITECTURE
- THE 1553 BUS
- THE PROBLEM
- A PRIORITY INHERITANCE SOLUTION

Mars Pathfinder was the second mission in the NASA Discovery program. Mission started on November 16th 1996 and finished on September 27th 1997.
The Mars Pathfinder Case

The system consists of two units:

- **cruiser / lander (fixed)** hosting the navigation and landing functionality and the subsystems:
  - ASI/MET for sensing meteorological atmospheric data
  - IMP for image acquisition

- **microrover (mobile)** hosting:
  - APXS: X-ray spectrometer
  - Image acquisition devices
System architecture

CPU
Risc RS6000

Interfaces to radio and camera

VME bus

Interface to 1553 bus

1553 bus

Cruise part: interfaces to propulsion, valves, sun sensor and star scanner

Lander part: interfaces to accelerometers, altimetric radar and ASI/MET

Interface hardware inherited from the Cassini probe
The hardware interface of the bus assumes a bus cycle time of 125 ms. (8 Hz)
Software Architecture

• Cyclic Scheduler @ 8 Hz
• The 1553 is controlled by two tasks:
  – Bus Scheduler: `bc_sched` computes the bus schedule for the next cycle by planning transactions on the bus (highest priority)
  – Bus distribution: `bc_dist` collects the data transmitted on the bus and distributes them to the interested parties (third priority level)
  – A task controlling entry and landing is second level, there are other tasks and idle time
• `bc_sched` must complete before the end of the cycle to setup the transmission sequence for the upcoming cycle.
  – In reality `bc_sched` and `bc_dist` must not overlap
What happened

• The Mars Pathfinder probe lands on Mars on July 4th, 1997
• After a few days the probe experiences continuous system resets as a result of a detected critical (timing) error
Software architecture of the Pathfinder

bc_dist forwards the data received from the bus to other tasks by using

IPC (InterProcess Communication mechanism)
- VxWorks provided POSIX pipes
- Files descriptors associated to the reading and writing sides of the pipe are shared resources protected by mutexes
- ASI/MET called a select() for reading data from the pipe
The problem

- The task responsible for system malfunctions is **ASI/MET**
- The ASI/MET task handles meteo data and transmits them using an IPC mechanism based on **pipe()**
- Other tasks read from the pipe using the **select()** primitive, hiding a mutex semaphore
- Tasks in the system
  - **bc_sched** maximum priority
  - **bc_dist** priority 3
  - several medium priority tasks
  - ASI/MET with low priority
- ASI/MET calls select() but, before releasing the mutex, is preempted by medium priority tasks. **bc_dist**, when ready, tries to lock the semaphore that controls access to the pipe. The resource is taken by ASI/MET and the task blocks
- When **bc_sched** starts for setting the new cycle, it detects that the previous cycle was not completed and resets the system.
The problem

- The select mechanism creates a mutual exclusion semaphore to protect the "wait list" of file descriptors.
- The ASI/MET task had called select, which had called pipeIoctl(), which had called selNodeAdd(), which was in the process of giving the mutex semaphore. The ASI/MET task was preempted and semGive() was not completed.
- Several medium priority tasks ran until the bc_dist task was activated. The bc_dist task attempted to send the newest ASI/MET data via the IPC mechanism which called pipeWrite(). pipeWrite() blocked, taking the mutex semaphore. More of the medium priority tasks ran, still not allowing the ASI/MET task to run, until the bc_sched task was awakened.
- At that point, the bc_sched task determined that the bc_dist task had not completed its cycle (a hard deadline in the system) and declared the error that initiated the reset.
The priority inversion

• ASI/MET acquires control of the bus (shared resource)
• Preemption of bc_dist
• Lock attempted on the resource
• bc_sched is activated, bc_dist is in execution after the deadline
• bc_sched detects the timing error of bc_dist and resets the system
The Solution

• After debugging on the pathfinder replica at JPL, engineers discover the cause of malfunctioning as a priority inversion problem.

• Priority Inheritance was disabled on pipe semaphores

• The problem did not show up during testing, since the schedule was never tested using the final version of the software (where medium priority tasks had higher load)

• The on-board software was updated from earth and semaphore parameters (global variables in the selectLib()) were changed

• The system was tested for possible consequences on system performance or other possible anomalies but everything was OK
Pathfinder with PIP

ASI/MET is not interrupted by medium priority tasks since inherits bc_dist priority.
Should you use PIP?

- See “Against priority Inversion” [Yodaiken] available from the web
- Critical sections protected by PIP semaphores produce a large worst case blocking term
  - chain-blocking
  - The blocking factor is the sum of the worst case length of the critical sections (plus protocol overhead)
- PIP does not support nested CS with bounded blocking (very difficult to guess where implementation of OS primitives such as pipe operations implies CS)
Should you use PIP?

- Except for very simple (but long) CS, PIP does not provide performances better than other solutions (non preemptive CS or PCP)
- PIP has a costly implementation, overheads include:
  - Managing the basic priority inheritance mechanism not only requires updating the priority of the task in CS, but handling a complex data structure (not simply a stack) for storing the set of priorities inherited by each task (one list for each task and one for each mutex)
- Dynamic priority management implies dynamic reordering of the task lists

- For a full account …

http://research.microsoft.com/~mbj/Mars_Pathfinder/Authoritative_Account.html
From Models to implementation
From Models to implementation

- Keeping the code semantics aligned with model
- if code is automatically produced then correct implementation should be guaranteed … (or not?)
- We will consider the Simulink case
- Beware of concurrent implementation (access to shared variables may introduce nondeterminism)
Model-Based Design with Simulink

• An example
  – f14 digital controller demo in the product example directory:

• network of functional blocks
Block semantics

- “Every Simulink block has a sample time, whether it is explicit, as in the case of continuous or discrete blocks, or implicit, as in the case of inherited blocks.”

- There are two types of blocks
  - blocks where outputs depend on the inputs (feethrough)
    They cannot execute until the driving block has produced its outputs (precedence dependency inducing a partial order)
  - blocks in which outputs do not depend on input at a given instant
From Models to implementation

- From the Simulink user manual
- (another example)
- Before Simulink simulates a model, it orders all of the blocks based upon their topological dependencies. This includes expanding subsystems into the individual blocks they contain and flattening the entire model into a single list. Once this step is complete, each block is executed in order. The key to this process is the proper ordering of blocks. Any block whose output is directly dependent on its input (i.e., any block with direct feedthrough) cannot execute until the block driving its input has executed.

...Some blocks set their outputs based on values acquired in a previous time step or from initial conditions specified as a block parameter. The output of such a block is determined by a value stored in memory, which can be updated independently of its input.
Simulink+RTW: Execution order of blocks

- Simulink expands subsystems into the individual blocks they contain and flattens the entire model into a single list.
  - total order
- In a real-time system, the execution order determines the order in which blocks execute, *within a given time interval or task*.
- Mapping the execution of blocks into tasks when generating code
- The available platforms are (possibly implemented under OSEK)
  - Single-task execution
  - Multi-task execution (with D=T)
Simulation of models

- Simulation of Multirate models
  - order all blocks based upon their topological dependencies
  - virtual time is initialized at zero
  - scan the precedence list in order and execute all the blocks for which the value of the virtual time is an integer multiple of the period of their inputs
Implementation of models

- Implementation runs in real-time (code implementing the blocks behavior has finite execution time)
- Generation of code: Singletask implementation

sample time

| 1 | 2 | 4 | 1 | 1 | 2 |

T=1 → T=2 → T=4

time to execute the model code
Simulink+RTW: Single-tasking model

- **Interrupt handler or task executing at the base rate.**
- At each step checks which blocks have a hit at the current point in time and executes them.
- In a singletasking environment, the base sample rate must define a time interval that is long enough to allow the execution of all blocks within that interval.
  - Key: Inherent inefficiency, singletasking execution requires a sample interval that is long enough to execute one step through the entire model.
From Models to implementation

- Simulink case (single task implementation)
Simulink+RTW: Single-tasking model

Program Timing
Real-time programs require careful timing of the task invocations (either via an interrupt or a real-time operating system tasking primitive) to ensure that the model code executes to completion before another task invocation occurs. This includes time to read and write data to and from external hardware.

The following diagram illustrates interrupt timing.

What happens now?

Figure 7-2: Task Timing
The sample interval must be long enough to allow model code execution between task invocations.
Simulink+RTW: Multitasking model

- Executing code in the context of a real-time thread
  - if the model has blocks with different sample rates, the code assigns each block a task identifier (tid) to associate the block with the task that executes at the block’s sample rate.
  - There is one task/thread for each rate and the code implementing the block is executed according to the global order determined by Simulink.

- Priority order
  - In a multitasking environment, the blocks with the fastest sample rates are executed by the task with the highest priority, the next slowest blocks are executed by a task with the next lower priority, and so on.

(From the Real-Time Workshop Version 5 Manual)
Simulink+RTW: From Single to Multitasking
Simulink+RTW model

tBaseRate()
{
    MainLoop:
        If clockSem already "given", then error out due to overflow.
        Wait on clockSem
        For i=1:NumTasks
            If (hit in task i)
                If task i is currently executing, then error out due to overflow.
                    Do a "semGive" on subTaskSem for task i.
            EndIf
        EndFor
    ModelOutputs(tid=0) -- major time step.
    LogTXY -- Log time, states and root outports.
    ModelUpdate(tid=0) -- major time step.
    Loop: --Integration in minor time step for models with continuous states.
        ModelDerivatives
        Do 0 or more:
            ModelOutputs(tid=0)
            ModelDerivatives
        EndDo (number of iterations depends upon the solver).
        Integrate derivatives to update continuous states.
    EndLoop
EndMainLoop
}
From Models to implementation

- Multitask implementation improves efficiency but...
- *In singletasking systems, there are no issues involving multiple sample rates. In multitasking and pseudomultitasking systems, however, differing sample rates can cause problems. (need for “Rate Transition blocks”)*

![Diagram]

- Faster Block
- Rate Transition
- Slower Block
- Rate Transition
- Faster Block
From Models to implementation

- What is the purpose of a data transition block?
- Given the user control upon:
  - Data integrity (option on/off (!))
  - Deterministic vs. nondeterministic transfer
- Deterministic transfer has maximum delay
- Protected/Deterministic (default) is the safest mode. The drawback of this mode is that it introduces latency into the system:
  - Fast to slow transition: maximum latency is 1 sample period of the slower task.
  - Slow to fast transition: maximum latency is 2 sample periods of the slower task.
Nondeterminism in both time and value

• However, this can lead to the violation of the zero-execution time semantics of the model (without delays) and even to inconsistent state of the communication buffer in the case of
  – low rate (priority) blocks driving high rate (priority) blocks.
  – high rate (priority) blocks driving low rate (priority) blocks.
Adding determinism: RT blocks

• Solution: Rate Transition blocks
  – added buffer space and added latency/delay
  – relax the scheduling problem by allowing to drop the feedthrough precedence constraint

Type 1 RT block

Type 2 RT block
From Models to implementation

• Faster to slower
  – Execution of the slower block may span more than one execution period of the faster block. The outputs of the faster block may change before the slower block has finished computing its outputs.

1. The faster task (T=1s) completes.
2. Higher priority preemption occurs.
3. The slower task (T=2s) resumes and its inputs have changed. This leads to unpredictable results.
From Models to implementation

- Fix: hold the outputs of the 1 (faster) block until the 2 (slower) block finishes executing. (Rate Transition block between the 1 and 2 blocks). The Rate Transition executes at the sample rate of the slower block, but with the priority of the faster block, therefore, it executes before the 1 second block (its priority is higher) and its output value is held constant while the 2 second block executes.
From Models to implementation

- Slower to faster
  - In models where a slower block drives a faster block, the generated code assigns the faster block a higher priority than the slower block. This means the faster block is executed before the slower block.
From Models to implementation

- Again: Rate Transition to the rescue!

- The Rate Transition block output runs in the 1 second task, but only at its rate (2 seconds). The output of the Rate Transition block feeds the 1 second task blocks.

- The Rate Transition update uses the output of the 2 second task in its update of its internal state.
From Models to implementation

- The Rate Transition update uses the state of the Rate Transition in the 1 second task.
- The output portion of a Rate Transition block is executed at the sample rate of the slower block, but with the priority of the faster block. Since the Rate Transition block drives the faster block and has effectively the same priority, it is executed before the faster block. This solves the first problem.
- The second problem is alleviated (!) because the Rate Transition block executes at a slower rate and its output does not change during the computation of the faster block it is driving.

---

**Note**  This use of the Rate Transition block changes the model. The output of the slower block is now delayed by one time step compared to the output without a Rate Transition block.
OSEK/VDX?

- a standard for an open-ended architecture for distributed control units in vehicles
- the name:
  - OSEK: Offene Systeme und deren Schnittstellen für die Elektronik im Kraft-fahrzeug (Open systems and the corresponding interfaces for automotive electronics)
  - VDX: Vehicle Distributed eXecutive (another french proposal of API similar to OSEK)
  - OSEK/VDX is the interface resulted from the merge of the two projects

- http://www.osek-VDX.org
motivations

• high, recurring expenses in the development and variant management of non-application related aspects of control unit software.

• incompatibility of control units made by different manufacturers due to different interfaces and protocols
objectives

- **portability** and **reusability** of the application software
- specification of **abstract interfaces** for RTOS and network management
- specification **independent from the HW/network details**
- **scalability** between different requirements to adapt to particular application needs
- **verification** of functionality and implementation using a standardized certification process
advantages

• clear **savings in costs** and development time.
• **enhanced quality** of the software
• creation of a **market of uniform competitors**
• independence from the implementation and standardised interfacing features for control units with different architectural designs
• **intelligent usage of the hardware** present on the vehicle
  – for example, using a vehicle network the ABS controller could give a speed feedback to the powertrain microcontroller
system philosophy
• standard interface ideal for automotive applications

• scalability
  – using conformance classes

• configurable error checking

• portability of software
  – in reality, the firmware on an automotive ECU is 10% RTOS and 90% device drivers
support for automotive requirements

• the idea is to create a system that is
  – reliable
  – with real-time predictability

• support for
  – fixed priority scheduling with immediate priority ceiling
  – non preemptive scheduling
  – preemption thresholds
  – ROM execution of code
  – stack sharing (limited support for blocking primitives)

• documented system primitives
  – behavior
  – performance of a given RTOS must be known
static is better

• everything is specified before the system runs

• **static approach** to system configuration
  – no dynamic allocation on memory
  – no dynamic creation of tasks
  – no flexibility in the specification of the constraints

• custom languages that helps **off-line configuration** of the system
  – OIL: parameters specification (tasks, resources, stacks…)
  – KOIL: kernel aware debugging
application building process

RTOS configuration
- OIL file
  - application description
- OIL file
  - RTOS description

Provided by RTOS vendor

drivers configuration
- DIL

device drivers templates

Provided by application developer

Application code
- C file with OSEK APIs

OIL Conf. Tool
- OIL

DIL Conf. Tool
- DIL

RTOS configuration
- C code

device drivers
- C/ASM code

ORTI description
- KOIL

Debugger
- binary image
  - .elf

Linker
- objects
  - .o

C/ASM Compiler
- C file with OSEK APIs

RTOS library
- .a
OSEK/VDX standards

- The OSEK/VDX consortium packs its standards in different documents

- OSEK OS operating system
- OSEK Time time triggered operating system
- OSEK COM communication services
- OSEK FTCOM fault tolerant communication
- OSEK NM network management
- OSEK OIL kernel configuration
- OSEK ORTI kernel awareness for debuggers

- next slides will describe the OS, OIL, ORTI and COM parts
processing levels

- the OSEK OS specification describes the processing levels that must be supported by an OSEK OS.
conformance classes

- OSEK OS should be scalable with the application needs
  - different applications require different services
  - the system services are mapped in Conformance Classes
- a conformance class is a subset of the OSEK OS standard

- objectives of the conformance classes
  - allow partial implementation of the standard
  - allow an upgrade path between classes

- services that discriminates the different conformance classes
  - multiple requests of task activations
  - task types
  - number of tasks per priority
conformance classes (2)

- there are four conformance classes
  - **BCC1**
    basic tasks, one activation, one task per priority
  - **BCC2**
    BCC1 plus: > 1 activation, > 1 task per priority
  - **ECC1**
    BCC1 plus: extended tasks
  - **ECC2**
    BCC2 plus: > 1 activation (basic tasks), > 1 task per priority
### Conformance Classes (3)

<table>
<thead>
<tr>
<th>Feature</th>
<th>BCC1</th>
<th>BCC2</th>
<th>ECC1</th>
<th>ECC2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multiple requesting of task activation</td>
<td>no</td>
<td>yes</td>
<td>BT: no</td>
<td>BT: yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>ET: no</td>
<td>ET: no</td>
</tr>
<tr>
<td>Number of tasks which are not in the suspended state</td>
<td>8</td>
<td></td>
<td>16 (any combination of BT/ET)</td>
<td></td>
</tr>
<tr>
<td>More than one task per priority</td>
<td>no</td>
<td>yes</td>
<td>no (both BT/ET)</td>
<td>yes (both BT/ET)</td>
</tr>
<tr>
<td>Number of events per task</td>
<td>—</td>
<td></td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Number of task priorities</td>
<td>8</td>
<td></td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>Resources</td>
<td>RES_SCHEDULER</td>
<td>8 (including RES_SCHEDULER)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal resources</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Alarm</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Application Mode</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
basic tasks

• a basic task is
  – a C function call that is executed in a proper context
  – that can never block
  – can lock resources
  – can only finish or be preempted by an higher priority task or ISR

• a basic task is ideal for implementing a kernel-supported stack sharing, because
  – the task never blocks
  – when the function call ends, the task ends, and its local variables are destroyed
  – in other words, it uses a one-shot task model

• support for multiple activations
  – in BCC2, ECC2, basic tasks can store pending activations (a task can be activated while it is still running)
extended tasks

• extended tasks can use events for synchronization
  • an event is simply an abstraction of a bit mask
    – events can be set/reset using appropriate primitives
    – a task can wait for an event in event mask to be set

• extended tasks typically
  – have its own stack
  – are activated once
  – have as body an infinite loop over a WaitEvent() primitive

• extended tasks do not support for multiple activations
  – ... but supports multiple pending events
scheduling algorithm

• the scheduling algorithm is fundamentally a
  – fixed priority scheduler
  – with immediate priority ceiling
  – with preemption threshold

• the approach allows the implementation of
  – preemptive scheduling
  – non preemptive scheduling
  – mixed

• with some peculiarities...
scheduling algorithm: peculiarities

• multiple activations of tasks with the same priority
  – are handled in FIFO order
  – that imposes in some sense the internal scheduling data structure
scheduling algorithm: peculiarities (2)

• resources
  – are typical Immediate Priority Ceiling mutexes
  – the priority of the task is raised when the task locks the resource
scheduling algorithm: peculiarities (3)

- resources at interrupt level
  - resources can be used at interrupt level
  - for example, to protect drivers
  - the code directly have to operate on the interrupt controller
scheduling algorithm: peculiarities \(^{(4)}\)

- preemption threshold implementation
  - done using “internal resources” that are locked when the task starts and unlocked when the task ends
  - internal resources cannot be used by the application
interrupt service routine

- OSEK OS directly addresses interrupt management in the standard API
- interrupt service routines (ISR) can be of two types
  - Category 1: without API calls
    simpler and faster, do not implement a call to the scheduler at the end of the ISR
  - Category 2: with API calls
    these ISR can call some primitives (ActivateTask, ...) that change the scheduling behavior. The end of the ISR is a rescheduling point
- ISR 1 has always a higher priority of ISR 2

- finally, the OSEK standard has functions to directly manipulate the CPU interrupt status
counters and alarms

• counter
  – is a memory location or a hardware resource used to count events
  – for example, a counter can count the number of timer interrupts to implement a time reference

• alarm
  – is a service used to process recurring events
  – an alarm can be cyclic or one shot
  – when the alarm fires, a notification takes place
    • task activation
    • call of a callback function
    • set of an event
application modes

- OSEK OS supports the concept of application modes
- an application mode is used to influence the behavior of the device
- example of application modes
  - normal operation
  - debug mode
  - diagnostic mode
  - ...

hooks

- OSEK OS specifies a set of hooks that are called at specific times
  - **StartupHook** when the system starts

```
(Re-)Start

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>hardware-specific initialization code</td>
<td>call to <code>StartOS</code></td>
<td>OS executes operating system initialization code</td>
<td>OS executes <code>StartupHook</code></td>
<td>OS kernel is running</td>
</tr>
</tbody>
</table>
```

During `StartupHook`, all user interrupts are disabled.
hooks (2)

- **PreTaskHook**
  
  before a task is scheduled

- **PostTaskHook**
  
  after a task has finished its slice

- **ShutdownHook**
  
  when the system is shutting down (usually because of an unrecoverable error)

- **ErrorHook**
  
  when a primitive returns an error
error handling

• the OSEK OS has two types of error return values
  – standard error
    (only errors related to the runtime behavior are returned)
  – extended error
    (more errors are returned, useful when debugging)

• the user has two ways of handling these errors
  – distributed error checking
    the user checks the return value of each primitive
  – centralized error checking
    the user provides an ErrorHook that is called whenever an error condition occurs
OSEK OIL

• goal
  – provide a mechanism to configure an OSEK application inside a particular CPU (for each CPU there is one OIL description)

• the OIL language
  – allows the user to define objects with properties (e.g., a task that has a priority)
  – some object and properties have a behavior specified by the standard

• an OIL file is divided in two parts
  – an implementation definition defines the objects that are present and their properties
  – an application definition define the instances of the available objects for a given application
OSEK OIL objects

- The OIL specification defines the properties of the following objects:
  - CPU
    the CPU on which the application runs
  - OS
    the OSEK OS which runs on the CPU
  - ISR
    interrupt service routines supported by OS
  - RESOURCE
    the resources which can be occupied by a task
  - TASK
    the task handled by the OS
  - COUNTER
    the counter represents hardware/software tick source for alarms.
OSEK OIL objects (2)

- **EVENT**
  the event owned by a task. A

- **ALARM**
  the alarm is based on a counter

- **MESSAGE**
  the COM message which provides local or network communication

- **COM**
  the communication subsystem

- **NM**
  the network management subsystem
OIL example: implementation definition

OIL_VERSION = "2.4";

IMPLEMENTATION my_osek_kernel {

    TASK { 
      BOOLEAN [ 
        TRUE { APPMODE_TYPE APPMODE[]; },
        FALSE
      ] AUTOSTART;
      UINT32 PRIORITY;
      UINT32 ACTIVATION = 1;
      ENUM [NON, FULL] SCHEDULE;
      EVENT_TYPE EVENT[];
      RESOURCE_TYPE RESOURCE[];

      /* my_osek_kernel specific values */
      ENUM [ 
        SHARED,
        PRIVATE { UINT32 SIZE; }
      ] STACK;
    }

    [...]  

};
OIL example: application definition

CPU my_application {
    TASK Task1 {
        PRIORITY = 0x01;
        ACTIVATION = 1;
        SCHEDULE = FULL;
        AUTOSTART = TRUE;
        STACK = SHARED;
    }
};
That’s all folks!

- Please ask your questions...

![Image of a girl raising her hand](image)
• Backup slides 1- Anomalies and cyclic schedulers
Operating Systems background

• Shortening tasks

T₁: 2 → T₉: 8
T₂: 1
T₃: 1
T₄: 1
T₅: 3
T₆: 3
T₇: 3
T₈: 3

P₁

<table>
<thead>
<tr>
<th>T₁</th>
<th>T₅</th>
<th>T₈</th>
</tr>
</thead>
</table>

P₂

| T₂ | T₄ | T₆ | T₉ |

P₃

| T₃ | T₇ | |

(completion time=13)
Operating Systems background

- Releasing precedence constraints

![Diagram showing task precedence constraints and completion time](image_url)

**Completion time = 16**
Background on Operating Systems
Process

- The fundamental concept in any operating system is the “process”
  - A process is an executing program
  - An OS can execute many processes at the same time (concurrency)
  - Example: running a Text Editor and a Web Browser at the same time in the PC
- Processes have separate memory spaces
  - Each process is assigned a private memory space
  - One process is not allowed to read or write in the memory space of another process
  - If a process tries to access a memory location not in its space, an exception is raised (Segmentation fault), and the process is terminated
  - Two processes cannot directly share variables
Memory layout of a Process

- **Other data**
- **Heap**
- **Stack**
- **BSS**
- **Initialized Data**
- **Text**

- Dynamically allocated memory (variable size)
- Stack (variable size)
- Global variables (non initialized)
- Global variables (initialized)
- Contains the process code (machine code)
Memory Protection

• By default, two processes cannot share their memory
  – If one process tries to access a memory location outside its space, a processor exception is raised (trap) and the process is terminated
  – The “Segmentation Fault” error!!

Any reference to this memory results in a segmentation fault
Processes

• We can distinguish two aspects in a process
• Resource Ownership
  – A process includes a virtual address space, a process image (code + data)
  – It is allocated a set of resources, like file descriptors, I/O channels, etc
• Scheduling/Execution
  – The execution of a process follows an execution path, and generates a trace (sequence of internal states)
  – It has a state (ready, Running, etc.)
  – And scheduling parameters (priority, time left in the round, etc.)
Multi-threading

- Many OS separate these aspects, by providing the concept of thread
- The process is the “resource owner”
- The thread is the “scheduling entity”
  - One process can consists of one or more threads
  - Threads are sometime called (improperly) lightweight processes
  - Therefore, on process can have many different (and concurrent) traces of execution!
Multi-threaded process model

- In the multi-threaded process model each process can have many threads
  - One address space
  - One PCB
  - Many stacks
  - Many TCB (Thread Control blocks)
  - The threads are scheduled directly by the global scheduler
Threads

• Generally, processes do not share memory
  – To communicate between process, it is necessary to use OS primitives
  – Process switch is more complex because we have to change address space

• Two threads in the same process share the same address space
  – They can access the same variables in memory
  – Communication between threads is simpler
  – Thread switch has less overhead
Threads support in OS

- Different OS implement threads in different ways
  - Some OS supports directly only processes
    - Threads are implemented as “special processes”
  - Some OS supports only threads
    - Processes are threads’ groups
  - Some OS natively supports both concepts
    - For example Windows NT

- In Real-Time Operating Systems
  - Depending on the size and type of system we can have both threads and processes or only threads
  - For efficiency reasons, most RTOS only support
    - 1 process
    - Many threads inside the process
    - All threads share the same memory
  - Examples are RTAI, RT-Linux, Shark, some version of VxWorks, QNX, etc.
The thread control block

• In a OS that supports threads
  – Each thread is assigned a TCB (Thread Control Block)
  – The PCB holds mainly information about memory
  – The TCB holds information about the state of the thread
Thread states

• The OS can execute many threads at the same time

• Each thread, during its lifetime can be in one of the following states
  – Starting (the thread is being created)
  – Ready (the thread is ready to be executed)
  – Executing (the thread is executing)
  – Blocked (the thread is waiting on a condition)
  – Terminating (the thread is about to terminate)
Thread states

a) Creation  The thread is created
b) Dispatch  The thread is selected to execute
c) Preemption The thread leaves the processor
d) Wait on condition The thread is blocked on a condition
e) Condition true The thread is unblocked
f) Exit The thread terminates
Thread queues

- Single processor
Multiple blocking queues

Admit → Ready queue → Dispatch → CPU

Preemption

Event occurs → Wait condition 1
Event occurs → Wait condition 2
Event occurs → Wait condition 3
Context switch

• It happens when
  – The thread has been “preempted” by another higher priority thread
  – The thread blocks on some condition
  – In time-sharing systems, the thread has completed its “round” and it is the turn of some other thread

• We must be able to restore the thread later
  – Therefore we must save its state before switching to another thread
Context switch

• This is only an example
  – Every OS has little variations on the same theme
  – For example, in most cases, registers are saved on the stack, not on the TCB

• You can try to look into some real OS
  – Linux
  – Free BSD
  – Shark (http://shark.sssup.it)
  – Every OS is different!
Time sharing systems

- In time sharing systems,
  - Every thread can execute for maximum one round
    - For example, 10msec
  - At the end of the round, the processor is given to another thread
Fundamentals

• Algorithm:
  – It is the logical procedure to solve a certain problem
  – It is informally specified as a sequence of elementary steps that an “execution machine” must follow to solve the problem
  – It is not necessarily expressed in a formal programming language!

• Program:
  – It is the implementation of an algorithm in a programming language
  – Can be executed several times with different inputs

• Process:
  – An instance of a program that given a sequence of inputs produces a set of outputs
Operating System

• **An operating system** is a program that
  – Provides an “*abstraction*” of the physical machine
  – Provides a simple interface to the machine
  – Each part of the interface is a “*service*”

• An OS is also a **resource manager**
  – With the term “resource” we denote all physical entities of a computing machine
  – The OS provides access to the physical resources
  – The OS provides *abstract resources* (for example, a file, a virtual page in memory, etc.)
Levels of abstraction

- **User Level**: Kim, Lisa, Bill
  - Web Browser
  - Shell
  - Videogame
  - Printer Daemon

- **Programmer Level**: Interface (System API)
  - Virtual Memory
  - Scheduler
  - Virtual File Sys.

- **System Level**: Operating System
  - Device Driver
  - Main Board
    - CPU
  - Keyboard
  - Network Card
  - Printer
  - Video Card
  - Hard disk

- **HW Level**: Main Board
  - CPU
  - Video Card
  - Printer
  - Hard disk
Abstraction mechanisms

• Why abstraction?
  – Programming the HW directly has several drawbacks
    • It is difficult and error-prone
    • It is not portable
  – Suppose you want to write a program that reads a text file from disk and outputs it on the screen
    • Without a proper interface it is virtually impossible!
Abstraction Mechanisms

- Application programming interface (API)
  - Provides a convenient and uniform way to access to one service so that
    - HW details are hidden to the high level programmer
    - One application does not depend on the HW
    - The programmer can concentrate on higher level tasks
  - Example
    - For reading a file, linux and many other unix OS provide the `open()`, `read()` system calls that, given a “file name” allow to load the data from an external support
Classification of OS - II

• By objective
  – General purpose (windows, linux, etc),
  – Servers,
  – RTOS

• By size
  – Full featured
  – Embedded OS
  – Nano-kernels

• By internal structure
  – Monolithic
  – Micro-kernel
the need for concurrency

- there are many reason for concurrency
  - functional
  - performance
  - expressive power

- functional
  - many users may be connected to the same system at the same time
    - each user can have its own processes that execute concurrently with the processes of the other users
  - perform many operations concurrently
    - for example, listen to music, write with a word processor, burn a CD, etc...
    - they are all different and independent activities
    - they can be done “at the same time”
the need for concurrency (2)

• **performance**
  – take advantage of *blocking time*
    • while some thread waits for a blocking condition, another thread performs another operation
  – parallelism in *multi-processor machines*
    • if we have a multi-processor machine, independent activities can be carried out on different processors at the same time

• **expressive power**
  – many control applications are inherently concurrent
  – concurrency support helps in expressing concurrency, making application development simpler
a system is a set of **concurrent activities**
  - they can be processes or threads

**they interact** in two ways
  - they access the hardware resources
    - processor
    - disk
    - memory, etc.
  - they exchange data

**these activities compete** for the resources and/or **cooperate** for some common objective
resource

- a resource can be
  - a HW resource like a I/O device
  - a SW resource, i.e. a data structure
  - in both cases, access to a resource must be regulated to avoid interference

- example 1
  - if two processes want to print on the same printer, their access must be sequentialised, otherwise the two printing could be intermangled!

- example 2
  - if two threads access the same data structure, the operation on the data must be sequentialized otherwise the data could be inconsistent!
interaction model

- activities can interact according to two fundamental models
  - shared memory
    - All activities access the same memory space
  - message passing
    - All activities communicate each other by sending messages through OS primitives
- we will analyze both models in the following slides
shared memory

- shared memory communication
  - it was the first one to be supported in old OS
  - it is the simplest one and the closest to the machine
  - all threads can access the same memory locations
hardware analogy

• an abstract model that presents a good analogy is the following
  – many HW CPU, each one running one activity (thread)
  – one shared memory
resource allocation

- allocation of resource can be
  - static: once the resource is granted, it is never revoked
  - dynamic: resource can be granted and revoked dynamically
    - manager

- access to a resource can be
  - dedicated: one activity at time only is granted access to the resource
  - shared: many activity can access the resource at the same time
    - mutual exclusion

<table>
<thead>
<tr>
<th></th>
<th>Dedicated</th>
<th>Shared</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static</td>
<td>Compile Time</td>
<td>Manager</td>
</tr>
<tr>
<td>Dynamic</td>
<td>Manager</td>
<td>Manager</td>
</tr>
</tbody>
</table>
mutual exclusion problem

• we do not know in advance the relative speed of the processes
  – hence, we do not know the order of execution of the hardware instructions

• recall the example of incrementing variable x
  – incrementing x is not an atomic operation
  – atomic behavior can be obtained using interrupt disabling or special atomic instructions
example 1

shared memory

```c
int x;

void *threadA(void *) {
    ...
    x = x + 1;
    ...
}

void *threadB(void *) {
    ...
    x = x + 1;
    ...
}
```

- bad interleaving:

```
LD    R0, x    TA    x = 0
LD    R0, x    TB    x = 0
INC   R0       TB    x = 0
ST    x, R0    TB    x = 1
INC   R0       TA    x = 1
ST    x, R0    TA    x = 1
...  
```
critical sections

• definitions
  – the shared object where the conflict may happen is a “resource”
  – the parts of the code where the problem may happen are called “critical sections”
    • a critical section is a sequence of operations that cannot be interleaved with other operations on the same resource
  – two critical sections on the same resource must be properly sequentialized
  – we say that two critical sections on the same resource must execute in MUTUAL EXCLUSION
  – there are three ways to obtain mutual exclusion
    • implementing the critical section as an atomic operation
    • disabling the preemption (system-wide)
    • selectively disabling the preemption (using semaphores and mutual exclusion)
critical sections: atomic operations

• in single processor systems
  – disable interrupts during a critical section

• problems:
  – if the critical section is long, no interrupt can arrive during the critical section
    • consider a timer interrupt that arrives every 1 msec.
    • if a critical section lasts for more than 1 msec, a timer interrupt could be lost!
  – concurrency is disabled during the critical section!
    • we must avoid conflicts on the resource, not disabling interrupts!
critical sections: atomic operations (2)

• multi-processor
  – define a flag $s$ for each resource
  – use lock(s)/unlock(s) around the critical section

• problems:
  – busy waiting: if the critical section is long, we waste a lot of time
  – cannot be used in single processors!

```c
int s;
...
lock(s);
<critical section>
unlock(s);
...
```
critical sections: disabling preemption

- single processor systems
  - in some scheduler, it is possible to *disable preemption* for a limited interval of time
  - problems:
    - if a *high priority critical thread needs to execute*, it cannot make preemption and it is delayed
    - even if the high priority task does not access the resource!

<disable preemption> <critical section> <enable preemption>

no context switch may happen during the critical section
general mechanism: semaphores

• Djikstra proposed the **semaphore mechanism**
  – a semaphore is an abstract entity that consists
    • a counter
    • a blocking queue
    • operation wait
    • operation signal
  – the operations on a semaphore are considered atomic
semaphores

- semaphores are basic mechanisms for providing synchronization
  - it has been shown that every kind of synchronization and mutual exclusion can be implemented by using semaphores
  - we will analyze possible implementation of the semaphore mechanism later

```c
typedef struct {
    <blocked queue> blocked;
    int counter;
} sem_t;

void sem_init (sem_t &s, int n);
void sem_wait (sem_t &s);
void sem_post (sem_t &s);
```

Note: the real prototype of sem_init is slightly different!
wait and signal

- a **wait** operation has the following behavior
  - if counter == 0, the requiring thread is blocked
    - it is removed from the ready queue
    - it is inserted in the blocked queue
  - if counter > 0, then counter--;

- a **post** operation has the following behavior
  - if counter == 0 and there is some blocked thread, unblock it
    - the thread is removed from the blocked queue
    - it is inserted in the ready queue
  - otherwise, increment counter
semaphores

```c
void sem_init (sem_t *s, int n) {
    s->count = n;
    ...
}

void sem_wait(sem_t *s) {
    if (counter == 0)
        <block the thread>
    else
        counter--;
}

void sem_post(sem_t *s) {
    if (<there are blocked threads>)
        <unblock a thread>
    else
        counter++;
}
```
signal semantics

• what happens when a thread blocks on a semaphore?
  – in general, it is inserted in a BLOCKED queue
• extraction from the blocking queue can follow different semantics:
  – strong semaphore
    • the threads are removed in well-specified order
    • for example, the FIFO order is the fairest policy, priority based ordering, ...
  – signal and suspend
    • after the new thread has been unblocked, a thread switch happens
  – signal and continue
    • after the new thread has been unblocked, the thread that executed the signal continues to execute
• concurrent programs should not rely too much on the semaphore semantic
mutual exclusion with semaphores

• how to use a semaphore for critical sections
  – define a semaphore initialized to 1
  – before entering the critical section, perform a wait
  – after leaving the critical section, perform a post

```c
sem_t s;
...
sem_init(&s, 1);
```

```c
void *threadA(void *arg)
{
...
sem_wait(&s);
   <critical section>
sem_post(&s);
...
}
```

```c
void *threadB(void *arg)
{
...
sem_wait(&s);
   <critical section>
sem_post(&s);
...
}
```
mutual exclusion with semaphores (2)

```
sem_wait();  (TA)
<critical section (1)> (TA)
sem_wait()      (TB)
<critical section (2)> (TA)
sem_post()      (TA)
<critical section> (TB)
sem_post()      (TB)
```
synchronization

- how to use a semaphore for synchronization
  - define a semaphore initialized to 0
  - at the synchronization point, perform a wait
  - when the synchronization point is reached, perform a post
  - in the example, threadA blocks until threadB wakes it up

```c
sem_t s;
...
sem_init(&s, 1);
```

```c
void *threadA(void *)
{
    ...
    sem_wait(&s);
    ...
}
```

```c
void *threadB(void *)
{
    ...
    sem_post(&s);
    ...
}
```

- how can both A and B synchronize on the same instructions?
semaphore implementation

• system calls
  – `wait()` and `signal()` involve a possible thread-switch
  – therefore they **must be implemented as system calls**!
    • one blocked thread must be removed from state RUNNING and
      be moved in the semaphore blocking queue

• protection:
  – a semaphore is itself a shared resource
  – `wait()` and `signal()` are critical sections!
  – they must run with interrupt disabled and
    by using lock() and unlock() primitives
semaphore implementation (2)

```c
void sem_wait(sem_t *s) {
    spin_lock_irqsave();
    if (counter==0) {
        <block the thread>
        schedule();
    } else s->counter--;
    spin_lock_irqrestore();
}

void sem_post(sem_t *s) {
    spin_lock_irqsave();
    if (counter== 0) {
        <unblock a thread>
        schedule();
    } else s->counter++;
    spin_lock_irqrestore();
}
```
monitors

- monitors are a **language** structure equivalent to semaphores, but cleaner
  - a monitor is similar to an object in a OO language
  - it contains variables and provides procedures to other software modules
  - **only one thread can execute a procedure at a certain time**
    - any other thread that has invoked the procedure is blocked and waits for the first threads to exit
    - therefore, a monitor **implicitly provides mutual exclusion**
  - the source code that is used to implement the mutual exclusion is **automatically inserted by the compiler**
Background on Programming …

• An Example: Sensor networks …
TinyOS: OS for WSN

- **Scheduler:**
  - two level scheduling: events and tasks
  - scheduler is simple FIFO
  - a task can not preempt another task
  - events (interrupts) preempt tasks (higher priority)

```c
main {
  ...
  while(1) {
    while(more_tasks) {
      schedule_task;
      sleep;
    }
  }
}
```
typedef struct {
    void (*tp) ();
} TOSH_sched_entry_T;

enum {
    TOSH_MAX_TASKS = 8,
    TOSH_TASK_BITMASK = (TOSH_MAX_TASKS - 1)};

TOSH_sched_entry_T TOSH_queue[TOSH_MAX_TASKS];
volatile uint8_t TOSH_sched_full;
volatile uint8_t TOSH_sched_free;
void TOSH_sched_init(void) {
    TOSH_sched_free = 0;
    TOSH_sched_full = 0;
}

bool TOS_empty(void) {
    return TOSH_sched_full == TOSH_sched_free;
}
bool TOS_post(void (*tp) ()) __attribute__((spontaneous)) {
    __nesc_atomic_t fInterruptFlags;
    uint8_t tmp;

    fInterruptFlags = __nesc_atomic_start();

    tmp = TOSH_sched_free;
    TOSH_sched_free++;
    TOSH_sched_free &= TOSH_TASK_BITMASK;

    if (TOSH_sched_free != TOSH_sched_full) {
        __nesc_atomic_end(fInterruptFlags);

        TOSH_queue[tmp].tp = tp;
        return TRUE;
    }
    else {
        TOSH_sched_free = tmp;
        __nesc_atomic_end(fInterruptFlags);

        return FALSE;
    }
}
bool TOSH_run_next_task () {
    __nesc_atomic_t fInterruptFlags; uint8_t old_full;

    if (TOSH_sched_full == TOSH_sched_free) return 0;
    else {
        fInterruptFlags = __nesc_atomic_start();
        old_full = TOSH_sched_full;
        TOSH_sched_full++;
        TOSH_sched_full &= TOSH_TASK_BITMASK;
        func = TOSH_queue[(int)old_full].tp;
        TOSH_queue[(int)old_full].tp = 0;
        __nesc_atomic_end(fInterruptFlags);
        func();
        return 1;
    }
}

void TOSH_run_task() {
    while (TOSH_run_next_task());
    TOSH_sleep();
    TOSH_wait();
}
• Processor demand criterion
Response Time Analysis

• Response time Analysis runs in pseudopolynomial time

• Is it possible to know a-priori the time intervals over which the test should be performed?
  – The iterative procedure tests against increasing intervals corresponding to the $w_i^k$

• The alternative method is called processor demand criterion

• It applies to the case of static and dynamic priority
Fixed Priority Scheduling

• Utilization-based Analysis
• Response time Analysis
• Processor Demand Analysis
  – Important: allows for sensitivity analysis ....
Processor Demand Analysis

- Consider tasks $\tau_1, \tau_2, \ldots \tau_n$ in decreasing order of priority
- For task $\tau_i$ to be schedulable, a necessary and sufficient condition is that we can find some $t \in [0, T_i]$ satisfying the condition

$$t = \left\lfloor \frac{t}{T_1} \right\rfloor C_1 + \left\lfloor \frac{t}{T_2} \right\rfloor C_2 + \ldots + \left\lfloor \frac{t}{T_{i-1}} \right\rfloor C_{i-1} + C_i$$

- But do we need to check at exhaustively for all values of $t$ in $[0, T_i]$?
Processor Demand Analysis

• Clearly only $T_i$ is not enough ...
• Example: consider the set $\tau_1=(2, 5)$ and $\tau_2=(3,6)$
• The processor demand for $\tau_2$ in $[0,6]$ is 7 units
• ... but the system is clearly schedulable since the processor demand in $[0,5]$ is 5 units
Processor Demand Analysis

• Observation: right hand side of the equation changes only at multiples of $T_1$, $T_2$, … $T_{i-1}$

• It is therefore sufficient to check if the inequality is satisfied for some $t \in [0,T_i]$ that is a multiple of one or more of $T_1$, $T_2$, … $T_{i-1}$

\[
t \geq \left\lfloor \frac{t}{T_1} \right\rfloor C_1 + \left\lfloor \frac{t}{T_2} \right\rfloor C_2 + \ldots + \left\lfloor \frac{t}{T_{i-1}} \right\rfloor C_{i-1} + C_i
\]
Processor Demand Analysis

• Notation
  \[ W_i(t) = \sum_{j=1}^{i} C_j \left\lceil t/T_j \right\rceil \]
  \[ L_i(t) = W_i(t)/t \]
  \[ L_i = \min_{0 \leq t \leq T_i} L_i(t) \]
  \[ L = \max\{L_i\} \]

• General sufficient & necessary condition:
  – Task \( \tau_i \) can be scheduled iff \( L_i \leq 1 \)

• Practically, we only need to compute \( W_i(t) \) at all times
  \( \alpha_i = \{kT_j \mid j=1,\ldots,i; k=1,\ldots,\left\lfloor T_j/T_j \right\rfloor\} \)
  – these are the times at which tasks are released
  – \( W_i(t) \) is constant at other times

• Practical RM schedulability conditions:
  – if \( \min_{t \in \alpha_i} W_i(t)/t \leq 1 \), task \( \tau_i \) is schedulable
  – if \( \max_{i \in \{1,\ldots,n\}} \{\min_{t \in \alpha_i} W_i(t)/t\} \leq 1 \), then the entire set is schedulable
Example

• Task set:
  • $\tau_1$: $T_1=100$, $C_1=20$
  • $\tau_2$: $T_2=150$, $C_2=30$
  • $\tau_3$: $T_3=210$, $C_3=80$
  • $\tau_4$: $T_4=400$, $C_4=100$

• Then:
  • $\alpha_1 = \{100\}$
  • $\alpha_2 = \{100, 150\}$
  • $\alpha_3 = \{100, 150, 200, 210\}$
  • $\alpha_4 = \{100, 150, 200, 210, 300, 400\}$

• Plots of $W_i(t)$: task $\tau_i$ is RM-schedulable iff any part of the plot of $W_i(t)$ falls on or below the $W_i(t)=t$ line.

• We will improve this formulation (see next slide(s) …)
Processor Demand Analysis

- Improvement [Bini]

**Theorem 1 (Theorem 3 in [2])** A task set $T = \{\tau_1, \tau_2, \ldots, \tau_n\}$ is schedulable if and only if:

$$\forall i = 1 \ldots n \sum_{t \in \mathcal{P}_{i-1}(T_i)} \sum_{j=1}^{i} \left\lceil \frac{t}{T_j} \right\rceil C_j \leq t$$ (2)

where $\mathcal{P}_i(t)$ is defined by the following recurrent expression:

$$\begin{cases} 
\mathcal{P}_0(t) = \{t\} \\
\mathcal{P}_i(t) = \mathcal{P}_{i-1} \left( \left\lfloor \frac{t}{T_i} \right\rfloor T_i \right) \cup \mathcal{P}_{i-1}(t). 
\end{cases}$$ (3)
• Backup Scaife-Caspi
An introduction to Real-Time scheduling

• Asynchronous interactions (Scaife & Caspi [Euromicro 2004], figures from the paper)
An introduction to Real-Time scheduling

- synchrony and asynchrony refer to whether concurrent activities share common time scales or not and this is orthogonal to the different ways activities are triggered, either on time basis or on an event basis.

- a SIMULINK model (cruise control system) which can be viewed conceptually as requiring both ET and TT tasks.
An introduction to Real-Time scheduling

- time-triggered tasks are given a period and a deadline and we assume that only one instance of a given task can be active at the same time, which amounts to saying that deadlines are smaller than periods.

- event-triggered tasks are sporadic with a predictable minimal interarrival time, which therefore plays the part of a minimum period and a deadline and, here also, deadlines are smaller than minimum periods.
An introduction to Real-Time scheduling

• In many cases, designers conceptualise the communication between these parallel processes under the “freshest value” semantic (often the case for control systems). In [11] a three buffer protocol is presented for wait-free communication providing freshest value semantic.

• However, this does not preserve the equivalence that the modelled behaviour equals the implemented behaviour, under some notion of semantic equality.

• The ideal semantics assumes zero-time execution whereas the real-time semantics has to include a (bounded) computation time. Preemption, however, can cause values in the real-time case to be delayed relative to the ideal case.
  – This raises the problem of ensuring that in both cases computation proceeds with the same values.
An introduction to Real-Time scheduling

- Let us consider two tasks $\tau_i$ and $\tau_j$ such that $\text{Pri}_i > \text{Pri}_j$ and $\tau_i$ computes a value $v_i = f_i(v_j)$, i.e. a function of a value produced by $\tau_j$. Let $e_i$ and $e_j$ be the triggering events associated with the tasks.

![Diagram of task interaction]

**ideal (zero execution time) semantics**

**implementation semantics**
An introduction to Real-Time scheduling

- (Solution) require that: A higher priority task should not use values computed by an immediately preceding lower priority task.

- each communication from a low-priority task to an higher one must be mediated by a unit delay triggered by the low-priority trigger.
An introduction to Real-Time scheduling

• In a communication from high to low, it may be the case that the low-priority task starts reading, but is interrupted by the high-priority task which changes its results. When the lower priority task resumes reading, it will get incoherent data.

• Even when communications are buffered as in the case of low to high communications, undesirable effects can take place
An introduction to Real-Time scheduling

- Consider three tasks, $\tau_1$, $\tau_2$ and $\tau_3$ and corresponding triggering events $e_1$, $e_2$, $e_3$ such that $\text{Pri}_1 > \text{Pri}_2 > \text{Pri}_3$ and $\tau_2$ uses some data $v_3$ from $\tau_3$. Suppose that $e_3$ occurs followed by $e_3$ followed by $e_1$ followed by $e_3$ followed by $e_2$.

- Let $v_3(n - 2)$, $v_3(n - 1)$ and $v_3(n)$ be the successive values produced by $\tau_3$. Under the zero-time assumption, owing to our unit-delay restriction, $\tau_2$ will use $v_3(n - 1)$ for its computation.

\[
e_3(n - 2) \quad v_3(n - 2) \\
e_3(n - 1) \quad v_3(n - 1) \\
e_1(m) \\
e_3(n) \\
e_2(k) \\
v_2(k) = f_2(v_3(n - 1))
\]
An introduction to Real-Time scheduling

- Ideal semantics vs. implementation

![Diagram showing ideal and implementation semantics]

Ideal (zero execution time) semantics:
- \( e_3(n-2) \), \( v_3(n-2) \)
- \( e_3(n-1) \), \( v_3(n-1) \)
- \( e_1(m) \)
- \( e_3(n) \)
- \( e_2(k) \)
  \[ v_2(k) = f_2(v_3(n-1)) \]

Implementation semantics:
- \( T_3 \)
  \[ e_3(n-2), v_3(n-2) \]
- \( T_3 \)
  \[ e_3(n-1), v_3(n-1) \]
- \( T_1 \)
  \[ e_1(m) \]
- \( T_2 \)
  \[ e_3(n) \]
- \( T_3 \)
  \[ e_2(k) \]
  \[ v_2(k) = f_2(v_3(n-2)) \]
An introduction to Real-Time scheduling

• *if we want to keep in the implementation the same order of communication as in the model, the buffering mechanism should be controlled by the triggering event occurrences and not by the task executions.*
An introduction to Real-Time scheduling

- $\tau_i$ has a higher priority than $\tau_j$
- **Case 1:** Communications from $\tau_j$ to $\tau_i$ (L to H)

![Diagram](image)

- Task $T_j$ maintains a double buffer $b_j$:
  - an “actual” buffer into which $T_j$ writes results, and
  - a “previous” buffer from which $T_i$ reads results.

Algorithm:

- When $e_j$ occurs, it instantaneously toggles the buffers. The “actual” buffer which has just been filled becomes the “previous” buffer and *vice versa*.
- When $T_j$ executes it writes results to the “actual” buffer.
- When $e_i$ occurs, it instantaneously stores the address of $b_j$’s “previous” buffer at that instant.
- When $T_i$ executes it reads values from the buffer whose address it stored when it occurred.

- The occurrence of $e_j$ toggles the buffers (not a task instruction); the operations takes no time.
- The buffer toggling must be atomic (implemented by the scheduler) to disambiguate simultaneous occurrences of $e_i$ and $e_j$. 
An introduction to Real-Time scheduling

- *Case 2: Communications from* $\tau_i$ *to* $\tau_j$ *(H to L)*
- $\tau_i$ can execute several times between the occurrence of $\tau_j$ and its subsequent execution. This would require a lot of buffering. What we propose instead is that $\tau_j$ informs $\tau_i$ where to write its results.
An introduction to Real-Time scheduling

• **Case 2: Communications from** \( \tau_i \) **to** \( \tau_j \) (H to L)

![Diagram](image)

- Task \( T_j \) maintains a double buffer \( b_{ji} \) and a flag for each of the higher priority tasks \( T_i \) it needs values from:
  - a “current” buffer from which \( T_j \) reads \( T_i \)’s results, and
  - a “next” buffer, where \( T_i \) writes its results, and

Algorithm:
- When \( e_i \) occurs it:
  - gets from \( b_{ji} \) the address of the “next” buffer at that instant, and
  - sets the flag.
- When \( T_i \) executes, it fills the “next” buffer whose address it stored when it occurred.
- When \( e_j \) occurs:
  - if the flag is set,
    - it toggles these buffers, and
    - clears the flag,
  - otherwise the buffers remain untoggled.
- When \( T_j \) executes, it gets values from its “current” buffers.
An introduction to Real-Time scheduling

- **Scenario from** $\tau_i$ to $\tau_j$ (H to L)
- the ej occurrences toggles the buffers where $\tau_j$ writes. Note also that the buffer where $\tau_i(n)$ reads becomes the buffer where $\tau_j(m)$ writes but, because of fixed priorities, no harm can result from this apparent conflict.
An introduction to Real-Time scheduling

- **Scenario from** $\tau_i$ **to** $\tau_j$ (L to H)
- $\tau_i(n+2)$ overwrites the value from $\tau_i(n+1)$ (no $e_j$ between $e_i(n+1)$ and $e_i(n+2)$)
- When $e_j(m)$ occurs, $\tau_i(n)$ is pending. $\tau_i(n)$ will write in the “current” buffer, (its address was stored as a “next” buffer when $e_i(n)$ occurred.
- Because of the fixed priorities, $\tau_i$ is pending and has to complete execution before $\tau_j$ can execute and read the “current” buffer.