

Lecture 13


- **Advanced Technologies on Digital Circuits**
 - Performance Metrics for Digital Circuits
 - Impact of Advanced Technologies

Reading:


- multiple research articles (reference list at the end of this lecture)
- B. Nikolic, EE 241 course materials, UC Berkeley

Complementary Logic Gates


Inverter Chains



Other Combinational Logic Gates



Intrinsic Delay $\tau_d = \frac{1}{2}(t_{pHL} + t_{pLH}) \cong \frac{CV_{DD}}{2I_{EFF}}$





Load capacitance includes:

- C_{diff}
- (effective) fanout cap.s
 - C_{GG}
 - C_{fringe}
- C_{wire}

- τ_d is reduced by increasing I_{EFF} and reducing load capacitance C .

Energy & Delay of Digital Circuits

approximated model for the data path:
(this may not be the latency-optimized design,
but the energy-optimized one.)



- LD : Logic Depth
- F : effective Fanout per stage
- α : Activity Factor


$$t_{\text{delay}} = LD \cdot F \cdot CV_{DD} / (2I_{\text{EFF}})$$

$$\begin{aligned} E_{\text{dyn}} + E_{\text{leak}} &= \alpha \cdot LD \cdot F \cdot CV_{DD}^2 + LD \cdot F \cdot I_{\text{OFF}} V_{DD} t_{\text{delay}} \\ &= \alpha \cdot LD \cdot F \cdot CV_{DD}^2 [1 + (LD \cdot F / 2\alpha) / (I_{\text{EFF}} / I_{\text{OFF}})] \end{aligned}$$

Courtesy of E. Alon (UC Berkeley)

Activity Factor Calculation

Energy Delivery Path during 0→1 at Output:



Energy consumed during N cycles: $E_N = C_L \cdot V_{DD}^2 \cdot n_{0 \rightarrow 1}$


$n_{0 \rightarrow 1}$ - number of 0→1 transitions in N cycles

$$P_{avg} = \lim_{N \rightarrow \infty} \frac{E_N}{N} \cdot f = \left(\lim_{N \rightarrow \infty} \frac{n_{0 \rightarrow 1}}{N} \right) \cdot C_L \cdot V_{DD}^2 \cdot f$$

$$\alpha_{0 \rightarrow 1} = \lim_{N \rightarrow \infty} \frac{n_{0 \rightarrow 1}}{N}$$

$$P_{avg} = \alpha_{0 \rightarrow 1} \cdot C_L \cdot V_{DD}^2 \cdot f$$

Example: A 2-input NOR Gate



Truth Table

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

Assume signal probabilities

$$p_{A=1} = 1/2$$

$$p_{B=1} = 1/2$$



Then transition probability

$$p_{0 \rightarrow 1} = p_{Out=0} \times p_{Out=1}$$

$$= 3/4 \times 1/4 = 3/16$$


Courtesy of B. Nikolic (UC Berkeley)

Short-Circuit Energy




H.J.M. Veendrick, JSSC (1984)

Impact of V_{TH} on CMOS short-circuit energy



- Short circuit energy can be mitigated by adjusting $|V_{T,P}| + |V_{T,N}| > V_{DD}$

Energy vs. Delay Plots




- Obviously, there exists the inherent trade-off between energy and delay (1 / performance) in logic circuits:

$$t_{\text{delay}} = LD \cdot F \cdot CV_{\text{DD}} / (2I_{\text{EFF}})$$

$$E_{\text{dyn}} + E_{\text{leak}} = \alpha \cdot LD \cdot F \cdot CV_{\text{DD}}^2 + LD \cdot F \cdot I_{\text{OFF}} V_{\text{DD}} t_{\text{delay}}$$


- Optimizations needed for:
 - V_{DD}
 - I_{ON} , I_{OFF} or $I_{\text{ON}}/I_{\text{OFF}}$?
 - Transistor sizing
 - Logic structure (LD , α , F)
 - System architecture

Energy



Delay

Optimal V_{DD} and I_{ON}/I_{OFF}



Total energy of a logic chain:

$$E = E_{\text{dyn}} + E_{\text{leak}} = \alpha L_d F C V_{\text{dd}}^2 + L_d F I_{\text{off}} V_{\text{dd}} t_{\text{delay}}$$

Derive E vs. V_{DD} , to find the minimum E :

$$\frac{\partial E}{\partial V_{DD}} = 2\alpha \cdot LD \cdot F \cdot CV_{DD} + 2LD \cdot F \cdot CV_{DD} e^{\frac{-V_{DD}}{m \frac{kT}{q}}} - \frac{LD \cdot F \cdot CV_{DD}^2}{m \frac{kT}{q}} e^{\frac{-V_{DD}}{m \frac{kT}{q}}} = 0$$

$$\rightarrow V_{DD, \text{opt}} = m \cdot kT/q \left(2 - \text{lambertW} \left(\frac{-4\alpha}{LD \cdot F} e^2 \right) \right)$$

- **Note that the optimal V_{DD} occurs at MOSFET sub-threshold region.**

B.H. Calhoun, JSSC (2005)

Derive E vs. V_{DD} , at a fixed t_{delay}

$$\begin{aligned} \frac{I_{\text{on}}}{I_{\text{off}}} &= -\gamma \frac{L_d F}{4a} \frac{S_{\text{eff}}}{S_{\text{off}}} \text{lambertW} \left(-\frac{4a}{\gamma L_d F} \frac{S_{\text{off}}}{S_{\text{eff}}} \exp \left(\frac{S_{\text{off}} + S_{\text{on}}}{S_{\text{eff}}} \right) \right) \\ &= -\gamma \frac{L_d F}{4a} \text{lambertW} \left(-\frac{4a}{L_d F \gamma} e^2 \right) \approx 2.02 \frac{L_d F}{a} \end{aligned}$$

The $E_{\text{dyn}}/E_{\text{leak}}$ under optimum I_{ON}/I_{OFF} :

$$\frac{E_{\text{dyn}}}{E_{\text{leak}}} = \frac{a}{\gamma L_d F} \frac{2I_{\text{on}}}{I_{\text{off}}} = \frac{\beta}{2} \approx 4.04 \quad (\text{for a MOSFET})$$

- **Pick V_{DD} , V_{TH} to minimize energy for given performance (1/delay)**
 - Assuming work function (V_{TH}) can be freely tuned
- **Result: optimal $I_{ON}/I_{OFF} \propto LD \cdot F / \alpha$**

H. Kam, TED (2012)

Application Oriented Energy Optimization

α : Carrier saturation index

n : Subthreshold swing parameter

a : Activity factor

U_T : Thermal voltage

η : DIBL coefficient

ξ : Active time ratio

$$I_{ON} \propto \begin{cases} e^{\left(\frac{(1+\eta)V_{DD}-V_{TH}}{nU_T}\right)} & (V_{DD} < V_{TH}) \\ \left(\frac{(1+\eta)V_{DD}-V_{TH}}{nU_T}\right)^\alpha & (V_{DD} > V_{TH}) \end{cases} \quad I_{OFF} \propto e^{\left(\frac{\eta V_{DD}-V_{TH}}{nU_T}\right)}$$

$$P \propto \underbrace{\xi I_{ON} V_{DD}}_{\text{Dynamic power}} + \underbrace{I_{OFF} V_{DD}}_{\text{Leakage power}}$$


$$D \propto V_{DD} / I_{ON}$$

Simplified energy model


$$E = P \cdot D$$

$$\propto V_{DD}^2 (\xi + I_{OFF} / I_{ON})$$


$$\xi \propto a$$



H. Fuketa, IEDM (2012)



(a) Logic ($a \sim 0.2$)



(b) Memory ($a \sim 0.001$)

Energy vs. Delay Optimizations: To Probe Further



Designs

- Downsizing transistors ($\downarrow C_L$)
- Reducing clock frequency ($\downarrow f_{clk}$)
 - lowers the performance
- Reducing activity factor
 - requires logic restructuring

Technology

- Increasing threshold ($\uparrow V_{TH}$)
- Lowering the supply voltage ($\downarrow V_{DD}$)
 - Lowers the performance
- Improving electrostatics + mobility
- Reducing parasites


Pareto Curve of minimum E vs. D





L. Wei, TED (2011)

Power Gating Techniques

Dynamic V_{TH} Tuning






Sleep Transistors



B. Calhoun,
JSSC (2004)


Dual V_{DD}




Y. Shimazaki,
JSSC (2004)

Micro-Architectural Design



Reference



Pipeline




Parallelism








- Parallelism allow transistors operate at slower speed while maintains the same throughput per frequency.

Digital Circuit Design Trade-offs



S. Borkar, VLSI-T short course (2007)

Impact of Technology Scaling



In a power-limited technology:


- Parasites reduction seems the most important among all solutions (*i.e.* $SS \downarrow$, $\mu \uparrow$)
- V_{DD} scaling will be helpful only for devices with good electrostatics.

A. Khakifirooz, IEDM (2008)


Impact of Variability

- Device variability hurts in two ways
 1. Reduces effective I_{EFF} (delay set by worst-case)
 2. Increase effective I_{OFF} (leaky devices dominate)
 - Forces increase in nominal I_{ON}/I_{OFF} and V_{DDmin} ...

Energy vs. Delay plots under RDF




Logic V_{DDmin} vs. logic depth




Advancement of Thin-Body MOSFETs

UTBB FD-SOI @ 28 nm




N. Planes, VLSI (2012)




- **Benefits of thin-body MOSFETs:**
 - Improved I_{ON}/I_{OFF} from higher mobility and better electrostatics
 - Improved variability
- However, parasites reduction are still challenging.
 - SOI substrate will be extremely helpful in this regime


TriGate @ 22 nm



K. Kuhn, IEDM (2012)



Bulk vs. SOI FinFETs: Inverter Benchmark



T. Chiarella, SSE (2010)

- SOI FinFET fits better for low-power corner while bulk FinFET for the high-performance one.
- A balanced P/N design will benefit for bulk FinFET further.

References

1. H.J.M. Veendrick, "Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits," *IEEE Journal of Solid-State Circuits*, vol.19, no.4, pp. 468-473, 1984.
2. L. Wei *et al.*, "Technology Assessment Methodology for Complementary Logic Applications Based on Energy-Delay Optimization," *IEEE Trans. Electron Devices*, vol.58, no.8, pp.2430-2439, 2011.
3. H. Kam *et al.*, "Design Requirements for Steeply Switching Logic Devices," *IEEE Trans. Electron Devices*, vol.59, no.2, pp.326-334, 2012.
4. B.H. Calhoun *et al.*, "Modeling and Sizing for Minimum Energy Operation in Subthreshold Circuits," *IEEE Journal of Solid-State Circuits*, vol.40, no.9, pp.1778-1786, 2005.
5. H. Fuketa *et al.*, "Device-Circuit Interactions in Extremely Low Voltage CMOS Designs," *IEEE IEDM Tech. Dig.*, pp. 559-562, 2011.
6. B.H. Calhoun *et al.*, "A Leakage Reduction Methodology for Distributed MTCMOS," *IEEE Journal of Solid-State Circuits*, vol.39, no.5, pp. 818-826, 2004.
7. Y. Shimazaki *et al.*, "A Shared-Well Dual-Supply-Voltage 64-bit ALU," *IEEE Journal of Solid-State Circuits*, vol.39, no.3, pp. 494-500, 2004.
8. S. Borkar, "Power/Performance Management & Challenges," *VLSI Tech. Symp., Short Course*, 2007.
9. A. Khakifirooz *et al.*, "The Future of High-Performance CMOS: Trends and Requirements," *IEEE IEDM Tech. Dig.*, pp. 30-33, 2008.
10. N. Planes *et al.*, "28nm FDSOI Technology Platform for High-Speed Low-Voltage Digital Applications," *Symp. VLSI Tech. Dig.*, pp. 133-134, 2012.
11. K. Kuhn *et al.*, "The Ultimate CMOS Device and Beyond," *IEEE IEDM Tech. Dig.*, pp. 171-174, 2012.
12. T. Chiarella *et al.*, "Benchmarking SOI and Bulk FinFET Alternatives for Planar CMOS Scaling Succession," *Solid-State Electronics*, vol.54, pp.855-860, 2010.