




Lecture 14

- **Advanced Technologies on SRAM**
 - Fundamentals of SRAM
 - State-of-the-Art SRAM Performance
 - FinFET-based SRAM Issues
 - SRAM Alternatives

Reading: multiple research articles (reference list at the end of this lecture)

Static Random Access Memory (SRAM)



Design:

- Typically consists of 6 MOSFETs (6T), including 2 cross-coupled invertors (M_{1-4}) and 2 access transistors ($M_{5,6}$)
- Wordlines and (differential signal) Bitlines


Operation:

- Standby:** $WL = 0$
- Read:** $WL = 1, BL = \bar{BL} = 1$
then \bar{BL} discharged to 0 by M_1
- Write:** $WL = 1$
 $BL = 1, \bar{BL} = 0 \rightarrow \text{content} = 0$
 $BL = 0, \bar{BL} = 1 \rightarrow \text{content} = 1$

Performance:

- SNM
- Read Current
- Write Noise Margin (WNM)
- Write Current


6T SRAM Design Trade-Offs: Read vs. Write




H. Pilo, IEDM Short Course (2006)

SRAM Technology Scaling Challenges


Degraded Electrostatics




Reduced V_{DD}




Gate Leakage



Soft-Errors




Variability




Impacts of Performance Variability

- Why variability is extremely harmful to SRAM?


- SRAM always uses minimum transistor size, to reduce cell area.
→ Poor immunity to random and systematic variability
- Read vs. Write conflicts; Voltage loss on PG during Read
- V_{TH} mismatch results in significantly reduced SNM.
→ Lowers SRAM cell yield, and limits V_{DD} scaling




J. Luo, SSDM (2010)



K. Zhang, VLSI (2004)




Impact of Technology Flavors







- Different technology favors are implemented by V_{TH} engineering**
- Fast switching device has less Read and Write stability, as well as larger cell leakage (standby power).**

X. Wang, ESSDERC, 2012




Circuit Techniques to Improve SRAM Stability



45nm 6T SRAM Design Rules






PD NMOS: $W/L_g = 85/34$ nm
PG NMOS: $W/L_g = 65/39$ nm
PU PMOS: $W/L_g = 65/34$ nm
Contact Size : 66nm
Gate-Cont. space : 35nm
Well Isolation : 100nm
P+/P+ Isolation: 70nm
DT Ratio : 1.50
DT Ratio(W) : 1.31



- **Imposed by OPC**, SRAM cell layout evolved from arbitrary shapes to predominantly straight lines and holes.
- **Imposed by Double Patterning**, poly-gates are oriented in the same direction

H. Nii, IEDM (2006) & after S. Yu (ASU, 2013)

State-of-the-Art SRAM Cell Area



State-of-the-Art SRAM Performance


Planar Bulk MOSFET

FinFETs


Company	Node (nm)	Area (μm^2)	$V_{\text{DD},1}$ (V)	SNM_1 (V)	$V_{\text{DD},2}$ (V)	SNM_2 (V)	Ref.s
Intel	32	0.171	~0.9	~0.2			IEDM 09
TSMC	32	0.15	1.0	0.22	0.8	0.2	
IBM	32	0.157	0.9	0.213			IEDM 08
UMC	28	0.124	0.9	0.179	0.7	0.144	VLSI 11
Samsung	20		0.9	0.255			IEDM 11
IBM	22 PDSOI	0.1	0.9	0.22	0.7	0.148	IEDM 08
IBM	22	0.094 0.063	0.8 0.8	0.2 0.15	0.4 0.4	0.1 0.05	VLSI 10
TSMC	20	0.1	0.85 0.65		0.45	0.09	IEDM 10
Intel	22	0.092 0.108					ISSCC 12

FinFET Advantages and Challenges in 6T SRAM Design

TEM & SEM of a bulk FinFET-based SRAM cell



SNM of (left) planar control & (right) FinFET SRAMs




T. Park, IEDM (2003)


- **Pros:**
 - ✓ Improved SS → Lower V_{TH} at given I_{OFF} → Higher I_{Read} , I_{write}
 - ✓ Reduced DIBL → Larger output resistance → larger SNM
 - ✓ Reduced performance variability (LER & RDF-induced) → larger SNM
- **Cons:**
 - ✗ Effective width quantization
 - ✗ V_{TH} engineering is difficult

} limited design space,
have to use different L_g , hindering
cell area scaling...

Planar FET vs. FinFET SRAM Design




Impact of Performance Variability on FinFET-based SNM




Butterfly curves subject to statistical variability sources. Left tail is close to Gaussian.

Fin number affects SNM distribution



X. Wang, ESSDERC, 2012


FinFET-based SRAM SNM Enhancement



- Metal-Gate Granularity (MGG) causes large SNM variation.
- 2-fin PD design helps to increase SRAM SNM while reduces σV_{TH} , with the cost of 20% cell area increase.

X. Wang, ESSDERC, 2012



Intel's 22nm SRAM: Tri-Gate Technology




- Different SRAM families are implemented by using different # of PD and PG fins.
- 4-5 times standby power reduction due to supreme SCE control.

C.-H. Jan, IEDM (2012)

power & performance compared to planar bulk technology




Intel's 22nm SRAM: Collapsing V_{DD} Technique



Independent-Gate FinFET-based SRAM Design

Z. Guo, ISLPED (2005)




- Enhanced Read margin
- Reduced WL capacitance
- I_{READ} nearly unaffected


Multiple-Fin-Height FinFET-based SRAM Design

M.-C. Chen, VLSI-T (2013)



Process flow to form multiple fin heights



FinFET's TEM




PU, PD and PG FinFETs I_d vs. V_g





1. Single fin and larger fin heights used for PD NMOS, which reduces over 20% SRAM cell area compared to a 2-fin PD design.
2. Extra lithography steps to pattern fins to 2 heights: 20nm and 40nm

SRAM Alternatives: 8T Cell





- N_0, N_1 separates Read and Write, to lower operation voltage, and hence power consumption.
- Demonstrations on a 14KB 8T-SRAM based on Intel's 22nm Tri-Gate technology: $V_{DD,\text{MIN}}$ is lowered by 130-270mV with 27-46% less power consumption.





J. Kulkarni, VLSI-C (2013)

SRAM Alternatives: SDRAM & nvSRAM

Renesas' SDRAM



8T2R nvSRAM



P.-F. Chiu, VLSI (2010)

Technology:


1. Poly TFET as PU PMOS
2. FEOL PD NMOS
3. BEOL MIM Capacitors
4. FEOL PG NMOS as well as the Access Transistors in 1T1R

Features:

1. Ultra-low power
2. Immunity to soft errors



SRAM Alternatives: Context Memory

Memory Hierarchy



	Access Time (ns)	Feature Size (F^2)
SRAM	0.5 ~ 1	146
eDRAM	5	6

Intel's embedded DRAM at 22nm



R. Brain, VLSI (2013)

- Higher density yet lower power embedded memories are needed to bridge the performance gap between “logic” and “memory” circuits, and eventually the “Von Neumann Bottleneck”?

References

SRAM Technology

1. X. Wang *et al.*, “Statistical Variability in 14nm Node SOI FinFETs and its Impact on Corresponding 6T-SRAM Cell Design,” *ESSDERC*, pp. 113-116, 2012.
2. (IBM 32nm) F. Arnaud *et al.*, “32nm General Purpose Bulk CMOS Technology for High Performance Applications at Low Voltage,” *IEEE International Electron Device Meeting Tech. Dig.*, pp.633-636, 2008.
3. (UMC 28nm) C.W. Liang *et al.*, “A 28nm Poly/SiON CMOS Technology for Low Power SoC Applications,” *Symposium on VLSI Technology Dig.*, pp.38-39, 2011.
4. (IBM 22nm PDSOI) B.S. Haran *et al.*, “22nm Technology Compatible Fully Functional 0.1um² 6T-SRAM Cell,” *IEEE International Electron Device Meeting Tech. Dig.*, 2008.
5. (Samsung 20nm) H.-J. Cho *et al.*, “Bulk Planar 20nm High-K/Metal Gate CMOS Technology Platform for Low Power and High Performance Applications,” *IEEE International Electron Device Meeting Tech. Dig.*, pp.350-353, 2011.
6. (Samsung Bulk FinFET) T. Park *et al.*, “Static Noise Margin of the Full DG CMOS SRAM Cell Using Bulk FinFETs (Omega MOSFETs),” *IEEE International Electron Device Meeting Tech. Dig.*, 2003.
7. (IBM SOI FinFET) V.S. Basker *et al.*, “A 0.063um² FinFET SRAM Cell Demonstration with Conventional Lithography using a Novel Integration Scheme with Aggressively Scaled Fin and Gate Pitch,” *Symposium on VLSI Technology Dig.*, pp.19-20, 2010.
8. (TSMC Bulk FinFET) C.C. Wu *et al.*, “High Performance 22/20nm FinFET CMOS Devices with Advanced High-k/Metal Gate Scheme,” *IEEE International Electron Device Meeting Tech. Dig.*, pp.600-603, 2010.
9. (nvSRAM) P.-F. Chiu *et al.*, “A Low Store Energy, Low $V_{DD\min}$, Nonvolatile 8T2R SRAM with 3D Stacked RRAM Devices for Low Power Mobile Applications,” *Symposium on VLSI Technology Dig.*, pp.229-230, 2010.

References

SRAM Circuits

10. M. Yamaoka *et al.*, “A 300 MHz 25uA/Mb Leakage On-Chip SRAM Module Featuring Process-Variation Immunity and Low-Leakage-Active Mode for Mobile-Phone Application Processors,” *ISSCC*, pp.494-495, 2004.
11. K. Zhang *et al.*, “A 3GHz 70Mb SRAM in 65nm CMOS Technology with Integrated Column based Dynamic Power Supply,” *ISSCC*, pp.474-476, 2005.
12. M.E. Sinangil *et al.*, “A 28 nm High-Density 6T SRAM with Optimized Peripheral Assist Circuits for Operation Down to 0.6V,” *ISSCC*, pp.260-262, 2011.
13. H. Pilo *et al.*, “A 64Mb SRAM in 32nm High-k Metal-Gate SOI Technology with 0.7V Operation Enabled by Stability, Write-Ability and Read-Ability Enhancements,” *ISSCC*, pp.254-256, 2011.

Intel's Tri-Gate Platform

14. E. Karl *et al.*, “A 4.6GHz 162Mb SRAM Design in 22nm Tri-Gate CMOS Technology with Integrated Active Vmin-Enhancing Assist Circuitry,” *ISSCC Tech. Dig.*, pp.230-232, 2012.
15. C.-H. Jan *et al.*, “A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications,” *IEEE International Electron Device Meeting Tech. Dig.*, pp.44-47, 2012.
16. J. Kulkarni *et al.*, “Dual- V_{CC} 8T Bitcell SRAM Array in 22nm TriGate CMOS for Energy Efficient Operation Across Wide Dynamic Voltage Range,” *Symposium on VLSI Circuit Dig.*, pp.126-127, 2013.
17. R. Brian *et al.*, “A 22nm High Performance Embedded DRAM SoC Technology Featuring Tri-Gate Transistors and MIMCAP COB,” *Symposium on VLSI Technology Dig.*, pp.16-17, 2013.